Improved macromodelings for coupled on-chip RLC interconnects