A 167-processor 65 nm computational platform with per-processor dynamic supply voltage and dynamic clock frequency scaling

A 167-processor 65 nm computational platform well suited for DSP, communication, and multimedia workloads contains 164 programmable processors with dynamic supply voltage and dynamic clock frequency circuits, three algorithm-specific processors, and three 16 KB shared memories, all clocked by independent oscillators and connected by configurable long-distance-capable links.

[1]  T. Mohsenin,et al.  An asynchronous array of simple processors for dsp applications , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  F. C. Schoute,et al.  LART: design and implementation of an experimental wireless platform , 2000, Vehicular Technology Conference Fall 2000. IEEE VTS Fall VTC2000. 52nd Vehicular Technology Conference (Cat. No.00CH37152).

[3]  V. Strumpen,et al.  A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Michael R. G. Butler,et al.  Development of an OFDM based high speed wireless LAN platform using the TI C6x DSP , 2002, 2002 IEEE International Conference on Communications. Conference Proceedings. ICC 2002 (Cat. No.02CH37333).

[5]  Kevin J. Nowka,et al.  Dynamic Power Management by Combination of Dual Static Supply Voltages , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[6]  Saurabh Dighe,et al.  An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Michael J. Meeuwsen.  A SHARED MEMORY MODULE FOR AN ASYNCHRONOUS ARRAY OF SIMPLE PROCESSORS , 2005 .

[8]  Ryan W. Apperson,et al.  A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.