A 1.3 V input fast-transient-response time digital low-dropout regulator with a VSSa generator for DVFS system

A fast transient-response digital low-dropout regulator (D-LDO) is presented. To achieve fast-transient time, a VSSa generator and a coarse-fine power-MOS array techniques are proposed. The proposed D-LDO is implemented in a 65 nm CMOS technology with a die area of 0.067 mm2. The measured recovery time is less than 0.32 us when the load step-up time is 0.1 us from 2.5 mA to 120 mA, and the step-down time is 0.1 us at 1.2 V of supply voltage. Moreover, the voltage spikes are less than 190mV.

[1]  Le-Ren Chang-Chien,et al.  Digitally Controlled Low-Dropout Regulator with Fast-Transient and Autotuning Algorithms , 2013, IEEE Transactions on Power Electronics.

[2]  H. Lhermet,et al.  An Asynchronous Power Aware and Adaptive NoC Based Circuit , 2009, IEEE Journal of Solid-State Circuits.

[3]  Hung-Chih Lin,et al.  An Active-Frequency Compensation Scheme for CMOS Low-Dropout Regulators With Transient-Response Improvement , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Tsz Yin Man,et al.  A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  José Silva-Martínez,et al.  A frequency compensation scheme for LDO voltage regulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Ka Nang Leung,et al.  A Fast-Transient Low-Dropout Regulator With Load-Tracking Impedance Adjustment and Loop-Gain Boosting Technique , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Marco Ho,et al.  A Low-Power Fast-Transient 90-nm Low-Dropout Regulator With Multiple Small-Gain Stages , 2010, IEEE Journal of Solid-State Circuits.

[8]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.

[9]  Kazunori Watanabe,et al.  0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[10]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[11]  Bertan Bakkaloglu,et al.  A CMOS Low-Dropout Regulator With Current-Mode Feedback Buffer Amplifier , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  T. Karnik,et al.  Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.

[13]  Takayasu Sakurai,et al.  Analog-Assisted Digital Low Dropout Regulator (AAD-LDO) with 59% Faster Transient Response and 28% Ripple Reduction , 2013 .