An efficient BIST method for small buffers

In this work, we propose a new built-in self-testing (BIST) method that is able to concurrently test a set of spatially distributed embedded-memory modules with different sizes. By allowing some redundant read/write operations for small modules, we develop a new march algorithm, called RSMarch, that can concurrently test all memory modules with the same fault coverage as if each module is tested individually. We also show that this method requires only one simple BIST controller and one test data line for all modules. Thus the new method has the advantages of short test time, high fault coverage and low area overhead.

[1]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[2]  Mike Johnson,et al.  Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.

[3]  G. S. Koch,et al.  Deterministic self-test of a high-speed embedded memory and logic processor subsystem , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[4]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[5]  Yervant Zorian,et al.  Effective march algorithms for testing single-order addressed memories , 1994, J. Electron. Test..

[6]  T. Sridhar A New Parallel Test Approach for Large Memories , 1986, IEEE Design & Test of Computers.

[7]  Dave Christie Developing the AMD-K5 architecture , 1996, IEEE Micro.

[8]  Sungho Kang,et al.  A parallel test algorithm for pattern sensitive faults in semiconductor random access memories , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[9]  Shigeru Mori,et al.  AN ADDRESS MASKABLE PARALLEL TESTING FOR ULTRA HIGH DENSITY DRAMS , 1991, 1991, Proceedings. International Test Conference.

[10]  Janak H. Patel,et al.  Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories , 1989, IEEE Trans. Computers.