An efficient BIST method for small buffers
暂无分享,去创建一个
Wen-Ben Jone | Kuen-Jong Lee | Der-Cheng Huang | S. C. Wu | W. Jone | Kuen-Jong Lee | D. Huang | S. S. Wu
[1] Benoit Nadeau-Dostie,et al. Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.
[2] Mike Johnson,et al. Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.
[3] G. S. Koch,et al. Deterministic self-test of a high-speed embedded memory and logic processor subsystem , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[4] Marian Marinescu,et al. Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.
[5] Yervant Zorian,et al. Effective march algorithms for testing single-order addressed memories , 1994, J. Electron. Test..
[6] T. Sridhar. A New Parallel Test Approach for Large Memories , 1986, IEEE Design & Test of Computers.
[7] Dave Christie. Developing the AMD-K5 architecture , 1996, IEEE Micro.
[8] Sungho Kang,et al. A parallel test algorithm for pattern sensitive faults in semiconductor random access memories , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[9] Shigeru Mori,et al. AN ADDRESS MASKABLE PARALLEL TESTING FOR ULTRA HIGH DENSITY DRAMS , 1991, 1991, Proceedings. International Test Conference.
[10] Janak H. Patel,et al. Parallel Testing for Pattern-Sensitive Faults in Semiconductor Random-Access Memories , 1989, IEEE Trans. Computers.