“Split ADC” Background Linearization of VCO-Based ADCs

A lookup-table digital correction technique using “split ADC” calibration is used for linearization of VCO-based ADCs. Simulation results in a 45 nm CMOS process targeting 10 b and 12 b resolutions show ENOB of 9.58 b and 11.5 b, with convergence times for background calibration adaptation of 380 ms and 5.7 s, respectively. The background LMS procedure is tolerant of different input signals and provides linearity calibration over the range covered by the input signal excursion. An input dither of 3% of the ADC reference enables absolute accuracy in scale factor calibration. Design tradeoffs related to the VCO V-to-f characteristic, lookup table size, and convergence properties of the LMS adaptation loop are discussed.

[1]  Gene H. Golub,et al.  Matrix computations (3rd ed.) , 1996 .

[2]  Amr Elshazly,et al.  A 16-mW 78-dB SNDR 10-MHz BW CT $\Delta \Sigma$ ADC Using Residue-Cancelling VCO-Based Quantizer , 2012, IEEE Journal of Solid-State Circuits.

[3]  Pavan Kumar Hanumolu,et al.  A 77dB SNDR, 4MHz MASH ΔΣ modulator with a second-stage multi-rate VCO-based quantizer , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Richard W. Hamming,et al.  Numerical Methods for Scientists and Engineers , 1963 .

[5]  Ian Galton,et al.  A mostly digital variable-rate continuous-time ADC ΔΣ modulator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Praveen Kumar Sharma,et al.  A 6b 800MS/s 3.62mW Nyquist AC-coupled VCO-based ADC in 65nm CMOS , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[7]  Kyoungtae Lee,et al.  A 1.8mW 2MHz-BW 66.5dB-SNDR ΔΣ ADC using VCO-based integrators with intrinsic CLA , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[8]  Jaewook Kim,et al.  Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Amr Elshazly,et al.  A 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[10]  David S. Ricketts,et al.  The Designer's Guide to Jitter in Ring Oscillators , 2009 .

[11]  Simon Haykin,et al.  Adaptive filter theory (2nd ed.) , 1991 .

[12]  Pavan Kumar Hanumolu,et al.  A 4.1mW, 12-bit ENOB, 5MHz BW, VCO-based ADC with on-chip deterministic digital background calibration in 90nm CMOS , 2013, 2013 Symposium on VLSI Circuits.

[13]  Michael C. W. Coln,et al.  Split ADC background self-calibration of a 16-b successive approximation ADC in 180nm CMOS , 2013, 2013 IEEE International Instrumentation and Measurement Technology Conference (I2MTC).

[14]  Michael C. W. Coln,et al.  “Split ADC” Calibration for All-Digital Correction of Time-Interleaved ADC Errors , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Chris H. Kim,et al.  A fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mVpp input signal , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[16]  B. Larivee,et al.  A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[17]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.

[18]  Michael C. W. Coln,et al.  All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Shouli Yan,et al.  An uncalibrated 2MHz, 6mW, 63.5dB SNDR discrete-time input VCO-based ΔΣ ADC , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[20]  Ian Galton,et al.  A Reconfigurable Mostly-Digital Delta-Sigma ADC With a Worst-Case FOM of 160 dB , 2013, IEEE Journal of Solid-State Circuits.

[21]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[22]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[23]  Ian Galton,et al.  A reconfigurable mostly-digital ΔΣ ADC with a worst-case FOM of 160dB , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[24]  D. Richard Brown,et al.  Digital Background-Calibration Algorithm for “Split ADC” Architecture , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[26]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[27]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[28]  Un-Ku Moon,et al.  Blind background calibration of harmonic distortion based on selective sampling , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[29]  Michael Frankfurter,et al.  Numerical Recipes In C The Art Of Scientific Computing , 2016 .

[30]  A. K. Gupta,et al.  A Two-Stage ADC Architecture With VCO-Based Second Stage , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[31]  Sudhakar Pamarti,et al.  A 50MHz bandwidth, 10-b ENOB, 8.2mW VCO-based ADC enabled by filtered-dithering based linearization , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[32]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[33]  John A. McNeill,et al.  Lookup-table-based background linearization for VCO-based ADCs , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.