Embedded test resource for SoC to reduce required tester channels based on advanced convolutional codes

Test resources can be embedded on the chip to reduce required external tester channels. In order to obtain the maximal reduction of tester channels, a single-output encoder based on the check matrix of the (n, n-1, m, 3) convolutional code is presented. When the five proposed theorems are satisfied, the encoder can avoid two and any odd erroneous bit cancellations, handle one unknown bit (X-bit), and diagnose one erroneous bit. Two types of encoders are proposed to implement the check matrix of the convolutional code. A large number of X-bits can be tolerated by choosing a proper memory size and weight of the check matrix, which can also be obtained by an optimized input assignment algorithm. In order to get the full diagnostic capability, the proposed encoder can be reconfigured into a simple linear-code-based encoder by adding some additional gates. Experimental results show that the proposed encoder has an acceptable level of X-bits tolerance and a low aliasing probability.

[1]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[2]  Jia-Guang Sun,et al.  A cost-effective scan architecture for scan testing with non-scan test power and test application cost , 2003, DAC '03.

[3]  Yu Hu,et al.  Response compaction for test time and test pins reduction based on advanced convolutional codes , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[4]  Xiaowei Li,et al.  Response compaction for test time and test pins reduction based on advanced convolutional codes , 2004 .

[5]  Peter Wohl,et al.  Analysis and design of optimal combinational compactors [logic test] , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[6]  K. Larsen,et al.  Short convolutional codes with maximal free distance for rates 1/2, 1/3, and 1/4 (Corresp.) , 1973, IEEE Trans. Inf. Theory.

[7]  Alexej Dmitriev,et al.  Zero-Aliasing Space Compaction of Test Responses Using a Single Periodic Output , 2003, IEEE Trans. Computers.

[8]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[9]  G. David Forney,et al.  Convolutional codes I: Algebraic structure , 1970, IEEE Trans. Inf. Theory.

[10]  Irith Pomeranz,et al.  On output response compression in the presence of unknown output values , 2002, DAC '02.

[11]  Peter Wohl,et al.  Effective diagnostics through interval unloads in a BIST environment , 2002, DAC '02.

[12]  Huawei Li,et al.  Test Resource Partitioning Based on Efficient Response Compaction for Test Time and Tester Channels Reduction , 2005, Journal of Computer Science and Technology.

[13]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[14]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Thomas W. Williams,et al.  Design of compactors for signature-analyzers in built-in self-test , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[16]  Robert J. McEliece,et al.  The Theory of Information and Coding , 1979 .

[17]  Joachim Rosenthal,et al.  The behavior of convolution codes , 1995 .

[18]  Shu Lin,et al.  Error control coding : fundamentals and applications , 1983 .

[19]  John P. Hayes,et al.  Optimal Zero-Aliasing Space Compaction of Test Responses , 1998, IEEE Trans. Computers.

[20]  Janak H. Patel,et al.  Application of Saluja-Karpovsky compactors to test responses with many unknowns , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[21]  Yervant Zorian,et al.  Programmable BIST Space Compactors , 1996, IEEE Trans. Computers.

[22]  Brion L. Keller,et al.  Extending OPMISR beyond 10x Scan Test Efficiency , 2002, IEEE Des. Test Comput..

[23]  R. Brualdi.  Introductory Combinatorics , 1992 .

[24]  Peter Wohl,et al.  Analysis and Design of Optimal Combinational Compactors , 2003 .

[25]  Irith Pomeranz,et al.  On Compacting Test Response Data Containing Unknown Values , 2003, ICCAD 2003.

[26]  Steven S. Lumetta,et al.  X-codes: error control with unknowable inputs , 2003, IEEE International Symposium on Information Theory, 2003. Proceedings..

[27]  Jørn Justesen,et al.  New convolutional code constructions and a class of asymptotically good time-varying codes , 1973, IEEE Trans. Inf. Theory.

[28]  Daniel J. Costello,et al.  Polynomial weights and code constructions , 1973, IEEE Trans. Inf. Theory.

[29]  Huawei Li,et al.  Test resource partitioning based on efficient response compaction for test time and tester channels reduction , 2003, 2003 Test Symposium.

[30]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[31]  Joachim Rosenthal,et al.  On behaviors and convolutional codes , 1996, IEEE Trans. Inf. Theory.

[32]  Yu Hu,et al.  Theoretic analysis and enhanced X-tolerance of test response compact based on convolutional code , 2005, ASP-DAC.

[33]  ScottDavid,et al.  Extending OPMISR beyond 10x Scan Test Efficiency , 2002 .

[34]  Heide Gluesing-Luerssen,et al.  Distance Bounds for Convolutional Codes and Some Optimal Codes , 2003 .