Energy efficient implementation of multi-phase quasi-adiabatic Cyclic Redundancy Check in near field communication

Abstract Ultra-low power operation in power-limited portable devices (e.g. cell phone and smartcard) is paramount. Existing conventional CMOS consume high energy. The adiabatic logic technique has the potential of rendering energy efficient operation. In this paper, a multi-phase quasi-adiabatic implementation of 16-bit Cyclic Redundancy Check (CRC) is proposed, compliant with the ISO/IEC-14443 standard for contactless smart cards. In terms of a number of CRC bits, the design is scalable and all generator polynomials and initial load values can be accommodated. The CRC design is used as a vehicle to evaluate a range of adiabatic logic styles and power-clock strategies. The effects of voltage scaling and variations in Process-Voltage-Temperature (PVT) are also investigated providing an insight into the robustness of adiabatic logic styles. PFAL and IECRL designs using a 4-phase power-clock are shown to be both the most energy-efficient and robust designs.

[1]  L. Varga,et al.  An efficient adiabatic charge-recovery logic , 2001, Proceedings. IEEE SoutheastCon 2001 (Cat. No.01CH37208).

[2]  Izzet Kale,et al.  Adiabatic flip-flops and sequential circuit design using novel resettable adiabatic buffers , 2017, 2017 European Conference on Circuit Theory and Design (ECCTD).

[3]  J. S. Denker,et al.  A review of adiabatic computing , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[4]  Riccardo Sisto,et al.  Parallel CRC generation , 1990, IEEE Micro.

[5]  Mathys Walma.  Pipelined Cyclic Redundancy Check (CRC) Calculation , 2007, 2007 16th International Conference on Computer Communications and Networks.

[6]  Jianping Hu,et al.  Low-power adiabatic sequential circuits using two-phase power-clock supply , 2005, 2005 6th International Conference on ASIC.

[7]  William C. Athas,et al.  An energy-efficient CMOS line driver using adiabatic switching , 1994, Proceedings of 4th Great Lakes Symposium on VLSI.

[8]  Tenkasi V. Ramabadran,et al.  A tutorial on CRC computations , 1988, IEEE Micro.

[9]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Izzet Kale,et al.  Energy efficiency of 2-step charging power-clock for adiabatic logic , 2016, 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[11]  Marios C. Papaefthymiou,et al.  Design and Evaluation of Adiabatic Arithmetic Units , 1997 .

[12]  Russell Tessier,et al.  An energy-aware active smart card , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  P. Lee,et al.  Very-large-scale integration implementation of a 16-bit clocked adiabatic logic logarithmic signal processor , 2015, IET Comput. Digit. Tech..

[14]  Peter Lee,et al.  16-Bit Clocked Adiabatic Logic (CAL) Leading One Detector for a Logarithmic Signal Processor , 2012 .

[15]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[16]  Christina Kluge.  Adiabatic Logic Future Trend And System Level Perspective , 2016 .

[17]  W. W. PETERSONt,et al.  Cyclic Codes for Error Detection * , 2022 .

[18]  Izzet Kale,et al.  4-phase resettable quasi-adiabatic flip-flops and sequential circuit design , 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[19]  J. G. Koller,et al.  Adiabatic Switching, Low Energy Computing, And The Physics Of Storing And Erasing Information , 1992, Workshop on Physics and Computation.

[20]  Vojin G. Oklobdzija,et al.  Integrated power clock generators for low energy logic , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[21]  Liu Xiao,et al.  A new type of low-power adiabatic circuit with complementary pass-transistor logic , 2003, ASICON 2003.

[22]  Deog-Kyoon Jeong,et al.  Efficient charge recovery logic , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[23]  Philip Koopman,et al.  Cyclic redundancy code (CRC) polynomial selection for embedded networks , 2004, International Conference on Dependable Systems and Networks, 2004.

[24]  Izzet Kale,et al.  Investigation of stepwise charging circuits for power-clock generation in Adiabatic Logic , 2016, 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[25]  Giuseppe Iannaccone,et al.  Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing , 2003, PATMOS.

[26]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[27]  Doris Schmitt-Landsiedel,et al.  Design issues of arithmetic structures in adiabatic logic , 2007 .

[28]  L. J. Svensson,et al.  Driving a capacitive load without dissipating fCV/sup 2/ , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[29]  L. Reyneri,et al.  Positive feedback in adiabatic logic , 1996 .