Twin gate rectangular recessed channel (TG-RRC) MOSFET for digital-logic applications

In this paper, twin gate rectangular recessed channel (TG-RRC) MOSFET with independent gate control is used to realize its application in digital electronics by using it as two input logic. The input logic is controlled by the independent gates which have different work functions (Φ1 for gate 1 and Φ2 gate 2) which are separated by oxide layer of 2 nm, thus controlling various electrical parameters such as current density, potential etc. across the channel in a swift manner and also increasing the switching characteristics of the device. It can give the full functionality of “AND” and “NAND” gate. We have shown the structure and functioning of the gates with a simulation on Silvaco TCAD. Since it is one of the fundamental gates has much applicability in digital logics starting from basic Flip-flops to sequential circuits in SRAM or DRAM cells.

[1]  Mridula Gupta,et al.  Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications , 2016 .

[2]  Neha Gupta,et al.  Analysis of novel transparent gate recessed channel (TGRC) MOSFET for improved analog behaviour , 2016 .

[3]  Zahra Ahangari.  Performance assessment of dual material gate dielectric modulated nanowire junctionless MOSFET for ultrasensitive detection of biomolecules , 2016 .

[4]  Kartik Mohanram,et al.  Dual-$V_{th}$ Independent-Gate FinFETs for Low Power Logic Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  J.G. Fossum,et al.  Multiple independent gate field effect transistor (MIGFET) - multi-fin RF mixer architecture, three independent gates (MIGFET-T) operation and temperature characteristics , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[6]  Michael Graef,et al.  Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs , 2014, IEEE Transactions on Electron Devices.

[7]  M. Saxena,et al.  TCAD Assessment of Gate Electrode Workfunction Engineered Recessed Channel (GEWE-RC) MOSFET and Its Multilayered Gate Architecture—Part I: Hot-Carrier-Reliability Evaluation , 2008, IEEE Transactions on Electron Devices.

[8]  Aaron Thean,et al.  Multiple independent gate field effect transistors : Device, process, applications , 2005 .

[9]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[10]  Byron Ho.  Evolutionary MOSFET Structure and Channel Design for Nanoscale CMOS Technology , 2012 .

[11]  Vinod Kumar Khanna,et al.  Short-Channel Effects in MOSFETs , 2016 .