FSM-based programmable memory BIST with macro command

We propose a structured design methodology to construct FSM-based programmable memory BIST. The proposed BIST can be programmed on-line, with a "macro command", to select a test algorithm from a predetermined set of algorithms that are built in the memory BIST. In general, there are a variety of heterogeneous memory modules in SOC, and it is not possible to test all of them with a single algorithm. Thus, the proposed scheme greatly simplifies the testing process. Besides, the proposed is more efficient in terms of circuit size and test data to be applied, and it requires less time to configure the BIST. We also develop a programmable memory BIST generator that automatically produces RTL model of the proposed BIST architecture for a given set of test algorithms. Experimental results show that the proposed method achieves a good flexibility with smaller circuit size compared with previous methods.

[1]  Cheng-Wen Wu,et al.  Processor-programmable memory BIST for bus-connected embedded memories , 2001, ASP-DAC '01.

[2]  Alfredo Benso,et al.  Programmable built-in self-testing of embedded RAM clusters in system-on-chip architectures , 2003, IEEE Commun. Mag..

[3]  W.H. McAnney,et al.  Built-in test for RAMs , 1988, IEEE Design & Test of Computers.

[4]  Vishwani D. Agrawal,et al.  A Tutorial on Built-In Self-Test, Part 2: Applications , 1993, IEEE Des. Test Comput..

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  Vishwani D. Agrawal,et al.  A Tutorial on Built-in Self-Test. I. Principles , 1993, IEEE Des. Test Comput..

[7]  Vyacheslav N. Yarmolik,et al.  RAM testing algorithms for detection multiple linked faults , 1996, Proceedings ED&TC European Design and Test Conference.

[8]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..

[9]  Ad J. van de Goor,et al.  Towards a uniform notation for memory tests , 1996, Proceedings ED&TC European Design and Test Conference.

[10]  Kuen-Jong Lee,et al.  A universal march pattern generator for testing embedded memory cores , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[11]  Shambhu J. Upadhyaya,et al.  Programmable memory BIST and a new synthesis framework , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[12]  Shambhu J. Upadhyaya,et al.  On programmable memory built-in self test architectures , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[13]  Kuen-Jong Lee,et al.  An embedded march algorithm test pattern generator for memory testing , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[14]  Alfredo Benso,et al.  A programmable BIST architecture for clusters of multiple-port SRAMs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[15]  Changbum Im,et al.  Designing built-in self-test circuits for embedded memories test , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[16]  Kuen-Jong Lee,et al.  An on-chip march pattern generator for testing embedded memory cores , 2001, IEEE Trans. Very Large Scale Integr. Syst..