PADReH - a framework for the design and implementation of dynamically and partially reconfigurable systems

Dynamically and partially reconfigurable systems (DRS) are those where any portion of the hardware behavior can be altered at application execution time. These systems have the potential to provide hardware with flexibility similar to that of software, while leading to better performance and smaller system size. However, the widespread acceptance of DRSs depends on adequate support to design and implement them. This work proposes a framework for DRS design and implementation named PADReH. The approach is compared to other propositions available in the literature. The first steps of the framework implementation are described, involving methods and tools to control the hardware reconfiguration process and the generation of partial bitstreams. The main contribution of the work is to provide means to systematically reduce the lack of support currently hampering the adoption of DRSs as a mainstream technology.

[1]  John W. Lockwood,et al.  Using PARBIT to Implement Partial Run-Time Reconfigurable Systems , 2002, FPL.

[2]  Sandeep Neema,et al.  Model-integrated Tools for the Design of Dynamically Reconfigurable Systems , 2000, VLSI Design.

[3]  Ney Laert Vilar Calazans,et al.  Core communication interface for FPGAs , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.

[4]  Marco Platzner,et al.  A Framework for Run-time Reconfigurable Systems , 2002, The Journal of Supercomputing.

[5]  Peter Green,et al.  Run-time support for dynamically reconfigurable computing systems , 2003, J. Syst. Archit..

[6]  Peter Athanas,et al.  Framework for architecture-independent run-time reconfigurable applications , 2000, SPIE Optics East.

[7]  Reinaldo A. Bergamaschi,et al.  Designing systems-on-chip using cores , 2000, DAC.

[8]  Ranga Vemuri,et al.  An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures , 1998, IPPS/SPDP Workshops.

[9]  Steven A. Guccione,et al.  Automated extraction of run-time parameterisable cores from programmable device configurations , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[10]  Peter Sutton,et al.  JPG - a partial bitstream generation tool to support partial reconfiguration in virtex FPGAs , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[11]  John Wawrzynek,et al.  A Streaming Multi-Threaded Model , 2001 .

[12]  André DeHon,et al.  Comparing computing machines , 1998, Other Conferences.

[13]  Chandra Tan,et al.  Automatic Mapping of Khoros-based Applications to Adaptive Computing Systems , 1999 .

[14]  Kam-Wing Ng,et al.  A review of high-level synthesis for dynamically reconfigurable FPGAs , 2000, Microprocess. Microsystems.