The Electromagnetic Compatibility of Integrated Circuits—Past, Present, and Future

Throughout the decades of continuous advances in semiconductor technology, from the discrete devices of the late 1950s to today's billon-transistor system-on-chip, there have always been concerns about the ability of components to operate safely in an increasingly disruptive electromagnetic environment. This paper provides a nonexhaustive review of the research work conducted in the field of electromagnetic compatibility (EMC) at the IC level over the past 40 years. It also brings together a collection of information and trends in IC technology, in order to build a tentative roadmap for the EMC of ICs until the year 2020, with a focus on measurement methods and modeling approaches.

[1]  Larry D. Smith,et al.  Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[2]  Yukihito Oowaki,et al.  Noise suppression scheme for gigabit-scale and gigabyte/s data-rate LSI's , 1998 .

[3]  S. G. Zaky,et al.  EMI effects and timing design for increased reliability in digital systems , 1997 .

[4]  Rao Tummala,et al.  Simultaneous switching noise suppression for high speed systems using embedded decoupling , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[5]  Yoshitaka Toyota,et al.  Power Current Model of LSI/IC Containing Equivalent Internal Impedance for EMI Analysis of Digital Circuits , 2001 .

[6]  Kaushik Roy,et al.  Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Joungho Kim,et al.  Modeling and measurement of simultaneous switching noise coupling through signal via transition , 2006, IEEE Transactions on Advanced Packaging.

[8]  Anne Louis,et al.  Modelling of integrated circuit susceptibility to conducted electromagnetic disturbances using neural networks theory , 2006 .

[9]  E. Sicard,et al.  Characterization and modeling of parasitic emission in deep submicron CMOS , 2005, IEEE Transactions on Electromagnetic Compatibility.

[10]  M. J. Coenen,et al.  Optimization techniques for minimizing IR-drop and supply bounce , 2005 .

[11]  Yoshio Kami,et al.  An immunity/susceptibility test method using electromagnetic wave of rotating polarization , 2004, IEEE Transactions on Instrumentation and Measurement.

[12]  Tetsushi Watanabe,et al.  High-speed simulation of PCB emission and immunity with frequency-domain IC/LSI source models , 2003, 2003 IEEE Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.03CH37446).

[13]  Safwat G. Zaky,et al.  Effect of RFI on the error probabilities of synchronizer circuits , 1998 .

[14]  M. H. Er,et al.  EMI-induced failure in microprocessor-based counting , 1993, Microprocess. Microsystems.

[15]  C. Larson,et al.  A Modified Ebers-Moll Transistor Model for RF-Interference Analysis , 1979, IEEE Transactions on Electromagnetic Compatibility.

[16]  Joungho Kim,et al.  Power distribution networks for system-on-package: status and challenges , 2004, IEEE Transactions on Advanced Packaging.

[17]  Wiren D. Becker,et al.  Modeling, measurement, and simulation of simultaneous switching noise , 1996 .

[18]  Andy Marvin,et al.  Effect of logic family on radiated emissions from digital circuits , 1998 .

[19]  I. Novak.  Reducing simultaneous switching noise and EMI on ground/power planes by dissipative edge termination , 1999 .

[20]  L. Van Wershoven.  Characterization of an EMC test-chip , 2000 .

[21]  Safwat G. Zaky,et al.  Fast-transient susceptibility of a D-type flip-flop , 1995 .

[22]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[23]  Keith Bryan Hardin,et al.  Spread spectrum clock generation for the reduction of radiated emissions , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[24]  T. Sudo.  Behavior of switching noise and electromagnetic radiation in relation to package properties and on-chip decoupling capacitance , 2006, 2006 17th International Zurich Symposium on Electromagnetic Compatibility.

[25]  John F. Dawson,et al.  Modelling RF interference effects in integrated circuits , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[26]  Ross M. Carlton.  An overview of standards in electromagnetic compatibility for integrated circuits , 2004, Microelectron. J..

[27]  Hiroyuki Fujita,et al.  High speed electrical characterization and simulation of a pin grid array package , 1995 .

[28]  Wei Cui,et al.  Near-field measurements of VLSI devices , 1999 .

[29]  O. Wada,et al.  Simulation of integrated circuit immunity with LECCS model , 2006, 2006 17th International Zurich Symposium on Electromagnetic Compatibility.

[30]  Atsuo Mutoh,et al.  The influence of the instruction codes on radiated near-magnetic-fields $a case study on A5000 , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[31]  I. Novak.  Lossy power distribution networks with thin dielectric layers and/or thin conductive layers , 2000 .

[32]  Etienne Sicard,et al.  REGINA test mask: research on EMC guidelines for integrated automotive circuits , 2004, Microelectron. J..

[33]  M. Camp,et al.  Susceptibility of Personal Computer Systems to Fast Transient Electromagnetic Pulses , 2006, IEEE Transactions on Electromagnetic Compatibility.

[34]  Franco Fiori,et al.  Linear voltage regulator susceptibility to conducted EMI , 2002, Industrial Electronics, 2002. ISIE 2002. Proceedings of the 2002 IEEE International Symposium on.

[35]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[36]  Gilles Sicard,et al.  A current shaping methodology for lowering em disturbances in asynchronous circuits , 2004, Microelectron. J..

[37]  R. Perdriau,et al.  EMC Assessment at Chip and PCB Level: Use of the ICEM Model for Jitter Analysis in an Integrated PLL , 2007, IEEE Transactions on Electromagnetic Compatibility.

[38]  Joungho Kim,et al.  Double-Stacked EBG Structure for Wideband Suppression of Simultaneous Switching Noise in LTCC-Based SiP Applications , 2006, IEEE Microwave and Wireless Components Letters.

[39]  D. D. Wilson,et al.  RF upset susceptibilities of CMOS and low power Schottky 4-bit magnitude comparators , 1990, IEEE International Symposium on Electromagnetic Compatibility.

[40]  Kyoung-sik Moon,et al.  Reduction of radiated emissions from semiconductor by using absorbent materials , 2000, IEEE International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.00CH37016).

[41]  S. Zaky,et al.  EMI-induced failures in crystal oscillators , 1991 .

[42]  E. Habiger,et al.  The dependence of the immunity of digital equipment on the hardware and software structure , 1997, 1997 Proceedings of International Symposium on Electromagnetic Compatibility.

[43]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[44]  M. Mahalingam,et al.  A TEM-cell based method for radiative susceptibility characterization of low-power microcontrollers , 1996, Proceedings of Symposium on Electromagnetic Compatibility.

[45]  R. Vick,et al.  Modeling and testing of immunity of computerized equipment to fast electrical transients , 1999 .

[46]  Kaushik Roy,et al.  A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[47]  Etienne Sicard,et al.  Characterisation of microcontroller susceptibility to radio frequency interference , 2002, Proceedings of the Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.02TH8611).

[48]  Andy Marvin,et al.  The re-emission spectrum of digital hardware subjected to EMI , 2003 .

[49]  Safwat G. Zaky,et al.  On the prediction of digital circuit susceptibility to radiated EMI , 1995 .

[50]  L Dreux.  MODELS OF INTEGRATED CIRCUITS FOR EMI BEHAVIORAL SIMULATION , 1997 .

[51]  Soo-Hyung Kim,et al.  Effects of on-chip and off-chip decoupling capacitors on electromagnetic radiated emission , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[52]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[53]  David J. Lu.  Watchdog Processors and Structural Integrity Checking , 1982, IEEE Transactions on Computers.

[54]  Bob Ross.  IBIS and ICEM interaction , 2004, Microelectron. J..

[55]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[56]  Hiroshi Nagase,et al.  Harmonic balance simulation of RF injection effects in analog circuits , 1998 .

[57]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[58]  Li-Rong Zheng,et al.  Cost and performance analysis for mixed-signal system implementation: system-on-chip or system-on-package? , 2002 .

[59]  R. Perdriau,et al.  Efficiency of Embedded On-Chip EMI Protections to Continuous Harmonic and Fast Transient Pulses with Respect to Substrate Injection , 2007, 2007 IEEE International Symposium on Electromagnetic Compatibility.

[60]  D. R. Coulson.  EMC-hardening microprocessor-based systems , 1999 .

[61]  Franco Fiori,et al.  Analysis of EME produced by a microcontroller operation , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[62]  Andreas C. Cangellaris,et al.  Simultaneous switching noise: influence of plane-plane and plane-signal trace coupling , 1994 .

[63]  Andy Marvin,et al.  A simple model of EMI-induced timing jitter in digital circuits, its statistical distribution and its effect on circuit performance , 2003 .

[64]  F. Fiori.  Design of an Operational Amplifier Input Stage Immune to EMI , 2007, IEEE Transactions on Electromagnetic Compatibility.

[65]  James P. Muccioli,et al.  Characterization of the RF emissions from a family of microprocessors using a 1 GHz TEM cell , 1997, IEEE 1997, EMC, Austin Style. IEEE 1997 International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.97CH36113).

[66]  Michael J. Pont,et al.  Empirical comparison of software-based error detection and correction techniques for embedded systems , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[67]  J. Sketoe.  Integrated Circuit Electromagnetic Immunity Handbook , 2000 .

[68]  Gianluca Setti,et al.  Design of a low EMI susceptibility CMOS transimpedance operational amplifier , 1998 .

[69]  E. Lamoureux.  Etude de la susceptibilité des circuits intégrés numériques aux agressions hyper-fréquences , 2006 .

[70]  T. Steinecke.  Experimental characterization of switching noise and signal integrity in deep submicron integrated circuits , 2000, IEEE International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.00CH37016).

[71]  M. J. Coenen,et al.  Impulse immunity test method for digital integrated circuits , 2003, 8th International Conference on Electromagnetic Interference and Compatibility.

[72]  John N Roach.  The Susceptibility of a 1K NMOS Memory to Conducted Electromagnetic Interference , 1981, 1981 IEEE International Symposium on Electromagnetic Compatibility.

[73]  T. Steinecke.  Design-in for EMC on CMOS large-scale integrated circuits , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[74]  Heyno Garbe,et al.  SUSCEPTIBILITY OF DIFFERENT SEMICONDUCTOR TECHNOLOGIES TO EMP AND UWB , 2000 .

[75]  J. L. Prince,et al.  Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .

[76]  S. Zaky,et al.  Prediction of delays induced by in-band RFI in CMOS inverters , 1995 .

[77]  L. Colalongo,et al.  Robust design of low EMI susceptibility CMOS OpAmp , 2004, IEEE Transactions on Electromagnetic Compatibility.

[78]  Yoshitaka Toyota,et al.  Radiated emission analysis of power bus noise by using a power current model of an LSI , 2002, 2002 IEEE International Symposium on Electromagnetic Compatibility.

[79]  T. Sudo,et al.  Experimental characterization of simultaneous switching noise for multichip modules , 1995 .

[80]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[81]  Richard Perdriau,et al.  ICEM modelling of microcontroller current activity , 2004, Microelectron. J..

[82]  R. Richardson,et al.  Microwave Interference Effect in Bipolar Transistors , 1975, IEEE Transactions on Electromagnetic Compatibility.

[83]  Guido Masetti,et al.  New macromodels and measurements for the analysis of EMI effects in 741 op-amp circuits , 1991 .

[84]  T. Steinecke,et al.  EMI modeling and simulation in the IC design process , 2006, 2006 17th International Zurich Symposium on Electromagnetic Compatibility.

[85]  Joseph Tront.  Predicting URF Upset of MOSFET Digital IC's , 1985, IEEE Transactions on Electromagnetic Compatibility.

[86]  Masaaki Yamada,et al.  EMI-noise analysis under ASIC design environment , 1999, ISPD '99.

[87]  Xavier Aragones,et al.  Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs , 1999 .

[88]  B. Chappell.  The fine art of IC design , 1999 .

[89]  D. O. Pederson,et al.  A computer-aided evaluation of the 741 amplifier , 1971 .