A single-slope 80MS/s ADC using Two-Step Time-to-Digital Conversion

An 80MS/s analog-to-digital converter (ADC) based on single-slope conversion is presented which utilizes a recently developed gated ring oscillator (GRO) time-to-digital converter (TDC) to achieve an ENOB of 6.45 bits. To save power, the time-to-digital conversion is done in two steps, the first of which is based on coarse time quantization as measured by cycles of an oscillator and the second of which is based on fine time quantization by the GRO TDC. The resulting 0.13µm CMOS prototype circuit is simple and compact in its implementation and consumes 6.4mW of power.

[1]  Takashi Morie,et al.  The architecture of delta sigma analog-to-digital converters using a voltage-controlled oscillator as a multibit quantizer , 1999 .

[2]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[3]  T. Morie,et al.  An architecture of Delta-Sigma A-to-D converters using a voltage controlled oscillator as a multi-bit quantizer , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  B.M. Helal,et al.  A Low Jitter 1.6 GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation , 2007, 2007 IEEE Symposium on VLSI Circuits.

[5]  M. Perrott,et al.  An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[6]  M.Z. Straayer,et al.  A 10-bit 20MHz 38mW 950MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13u cmos , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7]  Jaewook Kim,et al.  A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  M. Horowitz,et al.  Circuits and techniques for high-resolution measurement of on-chip power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[9]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[10]  Hae-Seung Lee,et al.  A Zero-Crossing-Based 8-bit 200 MS/s Pipelined ADC , 2007, IEEE Journal of Solid-State Circuits.