Design and statistical analysis of low power and high speed 10T static random access memory cell

[1]  Sudeb Dasgupta,et al.  Compact Analytical Model to Extract Write Static Noise Margin (WSNM) for SRAM Cell at 45-nm and 65-nm Nodes , 2018, IEEE Transactions on Semiconductor Manufacturing.

[2]  Behzad Zeinali,et al.  Low‐leakage sub‐threshold 9 T‐SRAM cell in 14‐nm FinFET technology , 2017, Int. J. Circuit Theory Appl..

[3]  Sani R. Nassif,et al.  The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Manisha Pattanaik,et al.  Process Invariant Schmitt Trigger Based Static Random Access Memory Cell with High Read Stability for Low Power Applications , 2019, Journal of Nanoelectronics and Optoelectronics.

[5]  Jeronimo Castrillon,et al.  Performance and Energy-Efficient Design of STT-RAM Last-Level Cache , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  M. Sharifkhani,et al.  SRAM Cell Stability: A Dynamic Perspective , 2009, IEEE Journal of Solid-State Circuits.

[7]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[9]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[10]  Nikhil Kothari,et al.  A near-threshold 10T differential SRAM cell with high read and write margins for tri-gated FinFET technology , 2017, Integr..

[11]  Kaushik Roy,et al.  A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[12]  Kari Halonen,et al.  A write‐improved low‐power 12T SRAM cell for wearable wireless sensor nodes , 2018, Int. J. Circuit Theory Appl..

[13]  J. S. Ubhi,et al.  Design and analysis of CNTFET based 10T SRAM for high performance at nanoscale , 2019, Int. J. Circuit Theory Appl..

[14]  E. J. W. ter Maten,et al.  Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[15]  Govind Prasad,et al.  Statistical analysis of low-power SRAM cell structure , 2015 .

[16]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[17]  Adam Teman,et al.  Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.