SEU mitigation for half-latches in Xilinx Virtex FPGAs
暂无分享,去创建一个
[1] M. Wirthlin,et al. Reconfigurable computing in space: from current technology to reconfigurable systems-on-a-chip , 2003, 2003 IEEE Aerospace Conference Proceedings (Cat. No.03TH8652).
[2] E. Fuller,et al. RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .
[3] C. Carmichael,et al. Proton Testing of SEU Mitigation Methods for the Virtex FPGA , 2001 .
[4] C. Carmichael,et al. A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[5] Michael J. Wirthlin,et al. The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..
[6] Paul Graham,et al. Accelerator validation of an FPGA SEU simulator , 2003 .