A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration
暂无分享,去创建一个
Greg Patterson | Jeff Bray | Carroll Speir | Ahmed M. A. Ali | Paritosh Bhoraskar | Scott Bardsley | Scott Puckett | Christopher Dillon | Robert Sneed | Mike Hensley | Russell Stop | David Lattimore | Ahmed Morgan
[1] J. Kornblum,et al. A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.
[2] Paul Wilkins,et al. A 16b 125MS/s 385mW 78.7dB SNR CMOS pipeline ADC , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[3] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[4] I. Galton,et al. A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.
[5] Ian Galton,et al. A 130mW 100MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[6] E. Iroaga,et al. A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling , 2007, IEEE Journal of Solid-State Circuits.