A Two-Way Loop Algorithm for Exploiting Instruction-Level Parallelism in Memory System
暂无分享,去创建一个
Sanjay Misra | Abraham Ayegba Alfa | Mikail Olayemi Olaniyi | Olamide Sunday Adewale | Michael Abogunde Akogbe
[1] Jack W. Davidson,et al. Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation , 1995, MICRO 1995.
[2] David Kaeli,et al. Runtime predictability of loops , 2001 .
[3] James E. Smith,et al. PowerPC 601 and Alpha 21064: a tale of two RISCs , 1994, Computer.
[4] Sarita V. Adve,et al. Code transformations to improve memory parallelism , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[5] B. Ramakrishna Rau,et al. Instruction-level parallel processing: History, overview, and perspective , 2005, The Journal of Supercomputing.
[6] David F. Bacon,et al. Compiler transformations for high-performance computing , 1994, CSUR.
[7] Matthew Farrens,et al. Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture , 1999, MICRO 1999.