A High Image-Rejection SC Quadrature Bandpass DSM for Low-IF Receivers

The quadrature bandpass Delta-Sigma modulator (QBDSM) is widely used in low-IF wireless receivers. In general, every coefficient in a QBDSM is complex. For a complex coefficient realized by real circuit blocks, there are always two circuit paths (I and Q) for both its real and imaginary parts (if non-zero). Mismatches between the two circuit paths of any complex coefficient in the QBDSM can lead to the following problems: 1) interference at the image frequency to fold into the signal band; 2) the unshaped quantization noise at the image frequency to leak into the signal band; and even 3) the mirrored image of the desired signal around its center frequency (self-image) to appear in some implementations. This paper analyzes the I/Q mismatch effects in a switched-capacitor QBDSM and proposes chopper and circuit multiplexing techniques to mitigate these problems. A prototype QBDSM was fabricated in a 0.18 μm CMOS, with a measured image rejection ratio no less than 73 dB, a self-image rejection ratio of 72 dB, and no observable image quantization noise.

[1]  Kong-Pang Pun,et al.  A 75-dB Image Rejection IF-Input , 2006 .

[2]  D. Paterson,et al.  A 375mW Quadrature Bandpass /spl Delta//spl Sigma/ ADC with 90dB DR and 8.5MHz BW at 44MHz , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  Li Yu,et al.  A novel adaptive mismatch cancellation system for quadrature IF radio receivers , 1999 .

[4]  David J. Allstot,et al.  A Current Reuse Quadrature GPS Receiver in 0.13 $\mu$m CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  Pieter Rombouts,et al.  Design of double-sampling ΣΔ modulation A/D converters with bilinear integrators. , 2005 .

[6]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .

[7]  Yung-Yu Lin,et al.  A Quadrature Bandpass Continuous-Time Delta-Sigma Modulator for a Tri-Mode GSM-EDGE/UMTS/DVB-T Receiver , 2011, IEEE Journal of Solid-State Circuits.

[8]  Pieter Rombouts,et al.  Mismatch Insensitive Double-Sampling Quadrature Bandpass $\Sigma\Delta$ Modulation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Kong-Pang Pun,et al.  A 0.5 V 65.7 dB 1 MHz continuous-time complex delta sigma modulator , 2011 .

[10]  Shahriar Mirabbasi,et al.  Classical and modern receiver architectures , 2000, IEEE Commun. Mag..

[11]  Oliver Chiu-sing Choy,et al.  A novel mismatch cancellation and I/Q channel multiplexing scheme for quadrature bandpass ΔΣ modulators , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[12]  Christos Papavassiliou,et al.  Quadrature /spl Sigma//spl Delta/ modulators with a dynamic element matching scheme , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  A. Sedra,et al.  Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[14]  Pieter Rombouts,et al.  Design of double-sampling Sigma Delta modulation A/D converters with bilinear integrators , 2005 .

[15]  R. Schreier,et al.  A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With 8.5-MHz BW and 90-dB DR at 44 MHz , 2006, IEEE Journal of Solid-State Circuits.

[16]  J. Arias,et al.  A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[17]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[18]  Jan Van der Spiegel,et al.  Performance of complex noise transfer functions in bandpass and multi band sigma delta systems , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[19]  Cheong-fat Chan,et al.  A 75dB image rejection IF-input quadrature sampling SC /spl Sigma//spl Delta/ modulator , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[20]  Robert H. M. van Veldhoven,et al.  A 56 mW Continuous-Time Quadrature Cascaded $\Sigma\Delta$ Modulator With 77 dB DR in a Near Zero-IF 20 MHz Band , 2007, IEEE Journal of Solid-State Circuits.

[21]  Pieter Rombouts,et al.  Design of double-sampling /spl Sigma//spl Delta/ modulation A/D converters with bilinear integrators , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  N. Erdol,et al.  Mismatch cancellation in quadrature bandpass /spl Delta//spl Sigma/ modulators using an error shaping technique , 2002 .

[23]  Rui P. Martins,et al.  Analog-baseband architectures and circuits for multistandard and lowvoltage wireless transceivers , 2007 .