Quantum dot location relevance into SET-FET circuits based on FinFET devices

Hybrid SET-FET circuits are candidates to extend the SET usefulness for low power circuits and with high integration density. The location of quantum dot (QD) of the SET is usually expected at the centre of the tunneling barrier, but out this ideality the QD may not be precisely located. For this, to analyse the impact of the QD location variation will be of high interest to predict the hybrid circuit behaviour.

[1]  A. Fujiwara,et al.  Excellent charge offset stability in Si-based SET transistors , 2002, Conference Digest Conference on Precision Electromagnetic Measurements.

[2]  Hiromi Yamauchi,et al.  Comprehensive analysis of Ion variation in metal gate FinFETs for 20nm and beyond , 2011, 2011 International Electron Devices Meeting.

[3]  P. Pichler,et al.  3D simulation of silicon-based single-electron transistors , 2017, 2017 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[4]  A. Rahman,et al.  Intrinsic transistor reliability improvements from 22nm tri-gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[5]  Zahid A. K. Durrani,et al.  Room temperature nanocrystalline silicon single-electron transistors , 2003 .

[6]  C. Hu,et al.  BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design , 2007, 2007 IEEE Symposium on VLSI Technology.

[7]  K. Banerjee,et al.  SETMOS: a novel true hybrid SET-CMOS high current Coulomb blockade oscillation cell for future nano-scale analog ICs , 2003, IEEE International Electron Devices Meeting 2003.

[8]  H. Inokawa,et al.  A compact analytical model for asymmetric single-electron tunneling transistors , 2003 .