DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder

VLSI layout patterns provide critic resources in various design for manufacturability researches, from early technology node development to back-end design and sign-off flows. However, a diverse layout pattern library is not always available due to long logic-to-chip design cycle, which slows down the technology node development procedure. To address this issue, in this paper, we explore the capability of generative machine learning models to synthesize layout patterns. A transforming convolutional auto-encoder is developed to learn vector-based instantiations of squish pattern topologies. We show our framework can capture simple design rules and contributes to enlarging the existing squish topology space under certain transformations. Geometry information of each squish topology is obtained from an associated linear system derived from design rule constraints. Experiments on 7 nm EUV designs show that our framework can more effectively generate diverse pattern libraries with DRC-clean patterns compared to a state-of-the-art industrial layout pattern generator.

[1]  Shigeki Nojima,et al.  Data Efficient Lithography Modeling With Transfer Learning and Active Data Selection , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Yoshua Bengio,et al.  Generative Adversarial Nets , 2014, NIPS.

[3]  Ya-Chieh Lai,et al.  Detecting multi-layer layout hotspots with adaptive squish patterns , 2019, ASP-DAC.

[4]  Yuzhe Ma,et al.  GAN-OPC: Mask Optimization with Lithography-guided Generative Adversarial Nets , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[5]  Charles F. Hockett,et al.  A mathematical theory of communication , 1948, MOCO.

[6]  Francesco Visin,et al.  A guide to convolution arithmetic for deep learning , 2016, ArXiv.

[7]  Xuan Zeng,et al.  Sparse VLSI Layout Feature Extraction: A Dictionary Learning Approach , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[8]  Yiyu Shi,et al.  Generative adversarial network based scalable on-chip noise sensor placement , 2017, 2017 30th IEEE International System-on-Chip Conference (SOCC).

[9]  Yifan Zhang,et al.  A novel methodology of process weak-point identification to accelerate process development and yield ramp-up , 2016, 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[10]  Geoffrey E. Hinton,et al.  Transforming Auto-Encoders , 2011, ICANN.

[11]  Evangeline F. Y. Young,et al.  Lithography hotspot detection: From shallow to deep learning , 2017, 2017 30th IEEE International System-on-Chip Conference (SOCC).

[12]  Haoyu Yang,et al.  Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Sampling , 2018 .

[13]  Simon Osindero,et al.  Conditional Generative Adversarial Nets , 2014, ArXiv.

[14]  Haoyu Yang,et al.  Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning , 2018, ArXiv.

[15]  Sang Joon Kim,et al.  A Mathematical Theory of Communication , 2006 .

[16]  Puneet Gupta,et al.  What is process window? , 2010, SIGD.

[17]  Evangeline F. Y. Young,et al.  Layout hotspot detection with feature tensor generation and deep biased learning , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  Yoshua Bengio,et al.  Understanding the difficulty of training deep feedforward neural networks , 2010, AISTATS.

[19]  Yuan Yu,et al.  TensorFlow: A system for large-scale machine learning , 2016, OSDI.

[20]  拓海 杉山,et al.  “Unpaired Image-to-Image Translation using Cycle-Consistent Adversarial Networks”の学習報告 , 2017 .

[21]  Ya-Chieh Lai,et al.  In-design and signoff lithography physical analysis for 7/5nm (Erratum) , 2017, Advanced Lithography.

[22]  Evangeline F. Y. Young,et al.  A fast machine learning-based mask printability predictor for OPC acceleration , 2019, ASP-DAC.

[23]  Soumith Chintala,et al.  Unsupervised Representation Learning with Deep Convolutional Generative Adversarial Networks , 2015, ICLR.

[24]  Chenxi Lin,et al.  Imbalance aware lithography hotspot detection: a deep learning approach , 2017 .

[25]  Ming-Yu Liu,et al.  Coupled Generative Adversarial Networks , 2016, NIPS.

[26]  Joydeep Mitra,et al.  SRAF Insertion via Supervised Dictionary Learning , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Jee-Hyong Lee,et al.  Accurate lithography hotspot detection using deep convolutional neural networks , 2016 .