A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO

Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive their 10 GHz LOs from multiplying a 100 MHz crystal oscillator again and again. Due to the arising sub-harmonics excessive filtering is required. Thus, today's satellite LOs are large and quite heavy in weight. In this paper we demonstrate a single chip SiGe integrated fractional-N PLL, which can either be used with the internal integrated VCO between 18.5 and 20.0 GHz or with any external VCO between 275 MHz...20 GHz. The LO presented fulfills the high demands on phase noise for satellite applications. Furthermore, first radiation hardness steps such as triple model redundancy have already been implemented.

[1]  D. Kother,et al.  A low phase noise integrated SiGe 18..20 GHz fractional-N synthesizer , 2007, 2007 European Conference on Wireless Technologies.

[2]  Charles Sodini,et al.  The impact of device type and sizing on phase noise mechanisms , 2003, IEEE Journal of Solid-State Circuits.

[3]  Mingquan Bao,et al.  High-frequency SiGe MMICs - an industrial perspective , 2003 .

[4]  H. Gustat,et al.  An integrated CMOS RF synthesizer for 802.11a wireless LAN , 2003, IEEE J. Solid State Circuits.

[5]  C. Sodini,et al.  The impact of device type and sizing on phase noise mechanisms , 2005, IEEE J. Solid State Circuits.