Additive-calibration scheme for leakage compensation of low voltage SRAM

[1]  K. Kushida,et al.  A low leakage SRAM macro with replica cell biasing scheme , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[2]  Michael P. Flynn,et al.  A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC , 2012, IEEE Journal of Solid-State Circuits.

[3]  E. Morifuji,et al.  Supply and threshold-Voltage trends for scaled logic and SRAM MOSFETs , 2006, IEEE Transactions on Electron Devices.

[4]  Sied Mehdi Fakhraie,et al.  A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Malgorzata Marek-Sadowska,et al.  Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Shi-Yu Huang,et al.  P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation , 2011, IEEE Journal of Solid-State Circuits.

[7]  W. Dehaene,et al.  Embedded SRAM design in deep deep submicron technologies , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[8]  Bharadwaj Amrutur,et al.  A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.

[9]  C.H. Kim,et al.  A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing , 2008, IEEE Journal of Solid-State Circuits.

[10]  Jun Zhou,et al.  Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Tohru Ishihara,et al.  SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Farshad Moradi,et al.  65NM sub-threshold 11T-SRAM for ultra low voltage applications , 2008, 2008 IEEE International SOC Conference.

[13]  Anh-Tuan Do,et al.  Sensing Margin Enhancement Techniques for Ultra-Low-Voltage SRAMs Utilizing a Bitline-Boosting Current and Equalized Bitline Leakage , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  M. Khellah,et al.  A 6 GHz, 16 Kbytes L1 cache in a 100 nm dual-V/sub T/ technology using a bitline leakage reduction (BLR) technique , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[15]  Atsushi Kawasumi,et al.  A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[16]  Tadahiro Kuroda,et al.  A bitline leakage compensation scheme for low-voltage SRAMs , 2001, IEEE J. Solid State Circuits.

[17]  Jinhui Chen,et al.  Maximum - Ultra-low voltage circuit design in the presence of variations , 2006, IEEE Circuits and Devices Magazine.

[18]  Shi-Yu Huang,et al.  X-Calibration: A Technique for Combating Excessive Bitline Leakage Current in Nanometer SRAM Designs , 2008, IEEE Journal of Solid-State Circuits.