SESAM extension for fast MPSoC architectural exploration and dynamic streaming applications

Future systems will have to support multiple and concurrent dynamic compute-intensive applications, while respecting real-time and energy consumption constraints. To overcome these computation needs, only multithreaded approaches are possible. Thus, the support of a streaming execution model is very important for dataflow applications. However, with dynamic applications, each execution stage is prone to execution time variations. The sizing of these highly complex MPSoC architectures becomes difficult. In such a context, flexible and accurate simulators become a necessity for exploring the vast design space solution. In this paper, we use the SESAM environment to ease the architectural exploration of asymmetric MPSoCs for dynamic streaming application processing. This paper focuses on the new programming and execution model supported by the simulator, and studies performances obtained with a WCDMA encoder/decoder application implemented on a complete MPSoC platform.

[1]  Gilles Kahn,et al.  The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.

[2]  Luca Benini,et al.  MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..

[3]  Pieter van der Wolf,et al.  TTL Hardware Interface: A High-Level Interface for Streaming Multiprocessor Architectures , 2006, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia.

[4]  Valentin Puente,et al.  SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems , 2002, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.

[5]  Jason Cong,et al.  MC-Sim: An efficient simulation tool for MPSoC designs , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..

[7]  Alain Greiner,et al.  An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[8]  Mark Heinrich,et al.  FLASH vs. (simulated) FLASH: closing the simulation loop , 2000, SIGP.

[9]  Giuseppe Lipari,et al.  Schedulability Analysis of Global Scheduling Algorithms on Multiprocessor Platforms , 2009, IEEE Transactions on Parallel and Distributed Systems.

[10]  Wayne H. Wolf,et al.  Multiprocessor Systems-on-Chips , 2004, ISVLSI.

[11]  Andrew Richardson,et al.  WCDMA Design Handbook: Layer 2 - medium access control (MAC) , 2005 .

[12]  David J. Lilja,et al.  Simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations , 2006, IEEE Transactions on Computers.

[13]  Nicolas Ventroux,et al.  Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[14]  Luca Fossati,et al.  ReSP: A non-intrusive Transaction-Level Reflective MPSoC Simulation Platform for design space exploration , 2008, 2008 Asia and South Pacific Design Automation Conference.

[15]  Nicolas Ventroux,et al.  Towards a parameterizable cycle-accurate ISS in ArchC , 2010, ACS/IEEE International Conference on Computer Systems and Applications - AICCSA 2010.

[16]  Frédéric Pétrot,et al.  Configurable Heterogeneous MPSoC Architecture Exploration Using Abstraction Levels , 2008, 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping.

[17]  Andy D. Pimentel,et al.  A systematic approach to exploring embedded system architectures at multiple abstraction levels , 2006, IEEE Transactions on Computers.

[18]  El-Bay Bourennane,et al.  TLM Platform Based on SystemC for STARSoC Design Space Exploration , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[19]  Nicolas Ventroux,et al.  SESAM: An MPSoC Simulation Environment for Dynamic Application Processing , 2010, 2010 10th IEEE International Conference on Computer and Information Technology.

[20]  Rainer Leupers,et al.  A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.