Opportunities for Operating Systems Research in Recon gurable Computing

Recon gurable computing involves adapting hardware resources to the speci c needs of applications in order to obtain performance bene ts This emerging architectural paradigm holds some promise for delivering signi cant speedups to compute bound applications However many challenges need to be overcome before recon gurable computing becomes mainstream Signi cantly supporting applications design and providing a convenient run time environment create opportunities to propose and in vestigate new ways of managing chip resources In examining the potential bene ts of providing operating systems support for recon gurable processors this paper identi es opportunities for the development of policies for dynamic hardware management and strategies for communicating design ideas to the run time management system

[1]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[2]  Jonathan D. Hogg,et al.  Challenges posed by Dynamically Reprogrammable Hardware , 1996 .

[3]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[4]  Ralph Wittig,et al.  OneChip: an FPGA processor with reconfigurable logic , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[5]  Reiner W. Hartenstein,et al.  Field-Programmable Logic and Applications From FPGAs to Computing Paradigm , 1998, Lecture Notes in Computer Science.

[6]  Oliver Diessel,et al.  On Scheduling Dynamic FPGA Reconfigurations , 1998 .

[7]  Wayne Luk,et al.  Automating production of run-time reconfigurable designs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[8]  André DeHon,et al.  DPGA-coupled microprocessors: commodity ICs for the early 21st Century , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[9]  Wolfgang Rosenstiel,et al.  Reconfigurable Hardware as Shared Resource in Multipurpose Computers , 1998, FPL.

[10]  Jack S. N. Jean,et al.  Dynamic reconfiguration to support concurrent applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[11]  Mark Shand,et al.  Programmable active memories: reconfigurable systems come of age , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Kiyoshi Oguri,et al.  Plastic cell architecture: towards reconfigurable computing for general-purpose , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[13]  Hartmut Schmeck,et al.  RMB-a reconfigurable multiple bus network , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.

[14]  Gordon J. Brebner,et al.  The swappable logic unit: a paradigm for virtual hardware , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[15]  Dror G. Feitelson,et al.  Packing Schemes for Gang Scheduling , 1996, JSSPP.

[16]  Adam Donlin,et al.  Self Modifying Circuitry - A Platform for Tractable Virtual Circuitry , 1998, FPL.