An Interconnect Scaling Scheme with Constant On-Chip Inductive Effects