Design Considerations of the Gmicro/100
暂无分享,去创建一个
The 32 bit microprocessor GMICRO/1OO is based on the TRON architecture specification. The chip will be used in a small system that does not require a memory management function. The GMICRO/1OO supports variable length bit field instructions in full option so that the chip can handle bitmap operation at high speed. The chip has a 5-stage pipeline scheme. A dynamic branch prediction mechanism was chosen in order to reduce the performance degradiation caused by branch instructions. The effect of dynamic branch prediction was evaluated by two bench mark tests. The results of the bench mark showed improvements of 5 to 10 percent with the branch prediction scheme.
[1] Reinhold Weicker,et al. Dhrystone: a synthetic systems programming benchmark , 1984, CACM.
[2] Alan Jay Smith,et al. Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.
[3] Ken Sakamura. Architecture of the TRON VLSI CPU , 1987, IEEE Micro.
[4] 吉田 豊彦,et al. BRANCH PREDICTION IN A PIPELINED MICROPROCESSOR , 1987 .