A Low Complexity Reconfigurable Non-uniform Filter Bank for Channelization in Multi-standard Wireless Communication Receivers

In a typical multi-standard wireless communication receiver, the channelizer must have the capability of extracting multiple channels (frequency bands) of distinct bandwidths corresponding to different communication standards. The channelizer operates at the highest sampling rate in the digital front end of receiver and hence power efficient low complex architecture is required for cost-effective implementation of channelizer. Reconfigurability is another key requirement in the channelizer to support different communication standards. In this paper, we propose a low complexity reconfigurable filter bank (FB) channelizer based on coefficient decimation, interpolation and frequency masking techniques. The proposed FB architecture is capable of extracting channels of distinct (non-uniform) bandwidths from the wideband input signal. Design example shows that the proposed FB offers multiplier complexity reduction of 83% over Per-Channel (PC) approach and 60% over Modulated Perfect Reconstruction FB. The proposed FB when designed as a uniform FB (subbands of equal bandwidths), offers a complexity reduction of 20% over Discrete Fourier Transform FB (DFTFB) and 57% over Goertzel Filter Bank. Furthermore, the proposed FB has an added advantage of dynamic reconfigurability over these FBs. The proposed FB is implemented on Xilinx Virtex 2v3000ff1152-4 FPGA with 16 bit precision. The PC approach and DFTFB are also implemented on the same FPGA with 14 bit precision. The implementation results shows an average slice reduction of 29.14% and power reduction of 46.84% over PC approach, 14.39% and 2.67% over DFTFB.

[1]  Yong Ching Lim,et al.  Frequency-response masking approach for the synthesis of sharp linear phase digital filters , 1986 .

[2]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[3]  A. Prasad Vinod,et al.  Reconfigurable Frequency Response Masking Filters for Software Radio Channelization , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  A. Prasad Vinod,et al.  A new low power reconfigurable decimation-interpolation and masking based filter architecture for channel adaptation in cognitive radio handsets , 2009, Phys. Commun..

[5]  A. Prasad Vinod,et al.  A reconfigurable filter bank for uniform and non-uniform channelization in multi-standard wireless communication receivers , 2010, 2010 17th International Conference on Telecommunications.

[6]  R. Hartley Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[7]  Joseph Mitola,et al.  The software radio architecture , 1995, IEEE Commun. Mag..

[8]  Young Hwan Lim A digital filter bank for digital audio systems , 1986 .

[9]  Fredric J. Harris,et al.  Multirate Signal Processing for Communication Systems , 2004 .

[10]  Ming Jian,et al.  An efficient IF architecture for dual-mode GSM/W-CDMA receiver of a software radio , 1999, 1999 IEEE International Workshop on Mobile Multimedia Communications (MoMuC'99) (Cat. No.99EX384).

[11]  Yoan Shin,et al.  SDR-based digital channelizer/de-channelizer for multiple CDMA signals , 2000, Vehicular Technology Conference Fall 2000. IEEE VTS Fall VTC2000. 52nd Vehicular Technology Conference (Cat. No.00CH37152).

[12]  Jacques Palicot,et al.  A Low Complexity Reconfigurable Filter Bank Architecture for Spectrum Sensing in Cognitive Radios , 2008, 2008 3rd International Conference on Cognitive Radio Oriented Wireless Networks and Communications (CrownCom 2008).

[13]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[14]  MitolaJ. Software radio architecture , 1999 .

[15]  R. Mahesh,et al.  A new low complexity reconfigurable filter bank architecture for software radio receivers based on interpolation and masking technique , 2007, 2007 6th International Conference on Information, Communications & Signal Processing.

[16]  A. Prasad Vinod,et al.  Coefficient decimation approach for realizing reconfigurable finite impulse response filters , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[17]  Daniel R. Zahirniak,et al.  A hardware-efficient, multirate, digital channelized receiver architecture , 1998 .

[18]  Lee Pucker CHANNELIZATION TECHNIQUES FOR SOFTWARE DEFINED RADIO , 2003 .

[19]  Tim Hentschel Channelization for software defined base-stations , 2002, Ann. des Télécommunications.

[20]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[21]  P. McAndrew,et al.  Digital signal processing aspects of software definable radios , 1998 .

[22]  Gordon L. Stüber,et al.  Efficient wideband channelizer for software radio systems using modulated PR filterbanks , 2004, IEEE Transactions on Signal Processing.