Novel Shallow Trench Isolation Process from Viewpoint of Total Strain Process Design for 45 nm Node Devices and Beyond
暂无分享,去创建一个
Y. Ohji | M. Inuishi | T. Kuroi | Masato Ishibashi | Mahito Sawada | Masashi Kitazawa | Motoshige Igarashi | Katsuyuki Horita | T. Eimori | T. Eimori | Y. Ohji | M. Inuishi | Kiyoteru Kobayashi | Kiyoteru Kobayashi | M. Kitazawa | K. Horita | T. Kuroi | M. Ishibashi | M. Sawada | M. Igarashi
[1] F. Nouri,et al. NMOS drive current reduction caused by transistor layout and trench isolation induced stress , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).