A 100 K gate sub-micron BiCMOS gate array

A BiCMOS gate array in 0.8-μm technology has been developed with gate delays of 360 ps with a 0.4 pF load. A compact base cell (750 μm2/gate) has been designed with full bipolar drive capability. A 160 K-gate array has been built on a 1.14 cm square chip with ECL (emitter-coupled logic) I/O capability. Placing and routing in three levels of metal provide array utilization up to 92%. A description is given of the chip architecture and the implementation of a dual-cascode digital filter (74 K gates) with testability features such as JTAG and two-phase scan

[1]  Hiep V. Tran,et al.  An 8ns Battery Back-Up Submicron Bicmos 256k Ecl Sram , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[2]  B. Carney,et al.  A high density BiCMOS direct drive array , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.