Symmetric transparent BIST for RAMs

The paper introduces the new concept of symmetric transparent BIST for RAMs. This concept allows one to skip the signature prediction phase of conventional transparent BIST approaches and therefore yields a significant reduction of test time. The hardware cost and the fault coverage of the new scheme remain comparable to that of a traditional transparent BIST scheme. In many cases, experimental studies even show a higher fault coverage obtained in shorter test time.

[1]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[2]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[3]  Michael Nicolaidis,et al.  TRANSPARENT BIST FOR RAMS , 1992, Proceedings International Test Conference 1992.

[4]  Frans P. M. Beenker,et al.  A realistic fault model and test algorithms for static random access memories , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Ravindra Nair.  Comments on "An Optimal Algorithm for Testing Stuck-at Faults in Random Access Memories" , 1979, IEEE Trans. Computers.

[6]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[7]  Paolo Prinetto,et al.  Testing a switching memory in a telecommunication system , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[8]  Sudhakar M. Reddy,et al.  A March Test for Functional Faults in Semiconductor Random Access Memories , 1981, IEEE Transactions on Computers.

[9]  Kazuo Kyuma,et al.  A built-in self-test circuit with timing margin test function in a 1 Gbit synchronous DRAM , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[10]  Sandeep K. Gupta,et al.  A BIST methodology for comprehensive testing of RAM with reduced heat dissipation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[11]  Sanjay Gupta,et al.  Built-in self-test for multi-port RAMs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[12]  Marc E. Levitt.  Designing UltraSparc for Testability , 1997, IEEE Des. Test Comput..

[13]  Bruce F. Cockburn,et al.  Synthesized transparent BIST for detecting scrambled pattern-sensitive faults in RAMs , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[14]  M.E. Levitt.  Microprocessors Lead The Way In Complex Design , 1997, IEEE Design & Test of Computers.

[15]  Kewal K. Saluja,et al.  A Novel Approach for Testing Memories Using a Built-In Self Testing Technique , 1986, International Test Conference.

[16]  Ion M. Ratiu,et al.  Pseudorandom Built-in Self-Test Methodology and Implementation for the IBM RISC System/6000 Processor , 1990, IBM J. Res. Dev..

[17]  KOZO KINOSHITA,et al.  Built-In Testing of Memory Using an On-Chip Compact Testing Scheme , 1984, IEEE Transactions on Computers.

[18]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[19]  Dilip K. Bhavsar,et al.  Alpha 21164 Testability Strategy , 1997, IEEE Des. Test Comput..

[20]  Hans-Joachim Wunderlich,et al.  Self-adjusting output data compression: An efficient BIST technique for RAMs , 1998, Proceedings Design, Automation and Test in Europe.

[21]  Piero Olivo,et al.  Self-learning signature analysis for non-volatile memory testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[22]  R. Dekker,et al.  Realistic built-in self-test for static RAMs , 1989, IEEE Design & Test of Computers.

[23]  René David,et al.  Random Pattern Testing Versus Deterministic Testing of RAM's , 1989, IEEE Trans. Computers.