Rapid design of a single chip adaptive beamformer

This paper presents the design of a single chip adaptive beamformer which contains 5 million transistors and can perform 50 gigaflops. The core processor of the adaptive beamformer is a QR-array processor implemented on a fully efficient linear systolic architecture. The paper highlights a number of rapid design techniques that have been used to realise the design. These include an architecture synthesis tool for quickly developing the circuit architecture and the utilisation of a library of parameterisable silicon intellectual property (IP) cores, to rapidly develop the circuit layouts.

[1]  C. M. Rader,et al.  VLSI systolic arrays for adaptive nulling [radar] , 1996, IEEE Signal Process. Mag..

[2]  R. Döhler,et al.  Squared Givens Rotation , 1991 .

[3]  C. Rader,et al.  VLSI systolic arrays for adaptive nulling , 1996 .

[4]  T. Kailath,et al.  Fast, recursive-least-squares transversal filters for adaptive filtering , 1984 .

[5]  John V. McCanny,et al.  Hierarchical VHDL libraries for DSP ASIC design , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Nicholas Kalouptsidis,et al.  Adaptive system identification and signal processing algorithms , 1993 .

[7]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[8]  K. J. Ray Liu,et al.  A unified square-root-free approach for QRD-based recursive-least-squares estimation , 1993, IEEE Trans. Signal Process..

[9]  J. Kadlec,et al.  Normalised Givens rotations for recursive least squares processing , 1995, VLSI Signal Processing, VIII.

[10]  Richard Lewis Walke.  High sample-rate Givens rotations for recursive least squares , 1997 .

[11]  J. G. McWhirter,et al.  Systolic Adaptive Beamforming , 1993 .

[12]  L. Godara.  Application of antenna arrays to mobile communications. II. Beam-forming and direction-of-arrival considerations , 1997, Proc. IEEE.

[13]  K. J. Ray Liu,et al.  A Unified Approach for QRD-Based Recursive Least-Squres Estimation without Square Roots , 1991 .

[14]  Roger F. Woods,et al.  Architectural Synthesis of Digital Signal Processing Algorithms Using “IRIS” , 1997, J. VLSI Signal Process..

[15]  Axel Wenzler,et al.  New structures for complex multipliers and their noise analysis , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.