Scaling Logic Locking Schemes to Multi-module Hardware Designs

The involvement of third parties in the integrated circuit design and fabrication flow has introduced severe security concerns, including intellectual property piracy, reverse engineering and the insertion of malicious circuits known as hardware Trojans. Logic locking has emerged as a prominent technique to counter these security threats by protecting the integrity of integrated circuits through functional and structural obfuscation. In recent years, a great number of locking schemes has been introduced, thereby focusing on a variety of security objectives and the resiliency against different attacks. However, several major pitfalls can be identified in the existing proposals: (i) the focus on isolated and often small circuit components, (ii) the assumption of unrealistic attack models that enable powerful attacks on logic locking and (iii) the design of very specific locking schemes targeted towards achieving resilience against specific attacks. These observations strongly impair the practicality of logic locking. Therefore, in this paper we present a holistic framework for scaling logic locking schemes to common multi-module hardware designs, thereby showcasing an industry-ready pathway of applying logic locking in a realistic design flow. The framework represents an enhancement of the previously published Inter-Lock methodology, offering several algorithmic improvements as well as toolflow implementation details to facilitate the applicability of the framework to large multi-module designs. The framework is tested and evaluated on a real-life 64-bit RISC-V core.

[1]  Luca Benini,et al.  The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Siddharth Garg,et al.  Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation , 2013, USENIX Security Symposium.

[3]  Ozgur Sinanoglu,et al.  Evolution of logic locking , 2017, 2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC).

[4]  Farinaz Koushanfar,et al.  Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management , 2012, IEEE Transactions on Information Forensics and Security.

[5]  Avesta Sasan,et al.  Threats on Logic Locking: A Decade Later , 2019, ACM Great Lakes Symposium on VLSI.

[6]  Peter A. Beerel,et al.  System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation , 2019, 2019 IEEE Cybersecurity Development (SecDev).

[7]  M. Tehranipoor,et al.  Hardware Trojans: Lessons Learned after One Decade of Research , 2016, TODE.

[8]  Mark Mohammad Tehranipoor,et al.  A low-cost solution for protecting IPs against scan-based side-channel attacks , 2006, 24th IEEE VLSI Test Symposium.

[9]  Yunsup Lee,et al.  The RISC-V Instruction Set Manual , 2014 .

[10]  Rainer Leupers,et al.  A Unifying logic encryption security metric , 2018, SAMOS.

[11]  Rainer Leupers,et al.  Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries , 2019, 2019 IEEE European Test Symposium (ETS).

[12]  Ozgur Sinanoglu,et al.  Transforming between logic locking and IC camouflaging , 2015, 2015 10th International Design & Test Symposium (IDT).

[13]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[14]  Ujjwal Guin,et al.  TAAL: Tampering Attack on Any Key-based Logic Locked Circuits , 2019, ArXiv.

[15]  Andrew Waterman,et al.  The RISC-V Instruction Set Manual. Volume 1: User-Level ISA, Version 2.0 , 2014 .

[16]  Jeffrey J. Rodriguez,et al.  Watermarking ICs for IP protection , 2002 .