A Fully Integrated Energy-Efficient H.265/HEVC Decoder With eDRAM for Wearable Devices

This paper proposes a fully integrated H.265/high efficiency video coding (HEVC) video decoder that supports real-time video playback within the 50-mW power budget of wearable devices, such as smart watches and virtual reality (VR) headsets. Specifically, this paper focuses on reducing data movement to and from off-chip memory as it dominates energy consumption, consuming 2.8–6 times more energy than processing in most video decoders. Embedded dynamic random access memory (eDRAM) is used for main memory, and several techniques are proposed to reduce the power consumption of the eDRAM itself: 1) lossless compression is used to store reference frames in two times fewer eDRAM macros, reducing refresh power by 33%; 2) eDRAM macros are powered up on-demand to further reduce refresh power by 33%; and 3) syntax elements are distributed to four decoder cores in a partially compressed form to reduce decoupling buffer power by four times. These approaches reduce eDRAM power by two times in a fully integrated H.265/HEVC decoder with the lowest reported system power. The test chip containing 10.5 MB of eDRAM requires no external memory and consumes 24.9–30.6 mW for decoding $1920\times 1080$ video at 24–50 frames/s.

[1]  Satoshi Goto,et al.  A 2Gpixel/s H.264/AVC HP/MVC video decoder chip for Super Hi-Vision and 3DTV/FTV applications , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  David A. Wood,et al.  Adaptive cache compression for high-performance processors , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[3]  Gary J. Sullivan,et al.  High Efficiency Video Coding (HEVC), Algorithms and Architectures , 2014, Integrated Circuits and Systems.

[4]  Anantha Chandrakasan,et al.  A 249Mpixel/s HEVC video-decoder chip for Quad Full HD applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Satoshi Goto,et al.  Reducing power consumption of HEVC codec with lossless reference frame recompression , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[6]  Somayeh Sardashti,et al.  Skewed Compressed Caches , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[7]  Anantha Chandrakasan,et al.  A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications , 2014, IEEE Journal of Solid-State Circuits.

[8]  Jia Wang,et al.  DaDianNao: A Machine-Learning Supercomputer , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[9]  Vivienne Sze,et al.  A Deeply Pipelined CABAC Decoder for HEVC Supporting Level 6.2 High-Tier Applications , 2014, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Anantha Chandrakasan,et al.  A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder , 2009, IEEE Journal of Solid-State Circuits.

[11]  Madhukar Budagavi,et al.  Video coding using compressed reference frames , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.

[12]  K. R. Rao,et al.  High Efficiency Video Coding(HEVC) , 2014 .

[13]  Satoshi Goto,et al.  An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design , 2017, IEEE Journal of Solid-State Circuits.

[14]  Anantha Chandrakasan,et al.  Multicore Processing and Efficient On-Chip Caching for H.264 and Future Video Decoders , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[15]  Chun-Chia Chen,et al.  A 0.2nJ/pixel 4K 60fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[16]  Chen-Yi Lee,et al.  A 446.6K-gates 0.55–1.2V H.265/HEVC decoder for next generation video applications , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[17]  Satoshi Goto,et al.  A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec , 2014, IEEE Transactions on Multimedia.

[18]  Madhukar Budagavi,et al.  High Throughput CABAC Entropy Coding in HEVC , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[19]  Jinjia Zhou,et al.  14.7 A 4Gpixel/s 8/10b H.265/HEVC video decoder chip for 8K Ultra HD applications , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[20]  Anantha P. Chandrakasan,et al.  A fully-integrated energy-efficient H.265/HEVC decoder with eDRAM for wearable devices , 2017, VLSIC 2017.

[21]  Swaroop Ghosh,et al.  Modeling of Retention Time for High-Speed Embedded Dynamic Random Access Memories , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  F. Bossen,et al.  Common test conditions and software reference configurations , 2010 .

[23]  Onur Mutlu,et al.  Base-delta-immediate compression: Practical data compression for on-chip caches , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[24]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[25]  Anantha Chandrakasan,et al.  Energy and area-efficient hardware implementation of HEVC inverse transform and dequantization , 2014, 2014 IEEE International Conference on Image Processing (ICIP).

[26]  Mehul Tikekar Energy-efficient video decoding using data statistics , 2017 .