Fast and compact simulation models for a variety of FET nano devices by the CMOS EKV equations

In this paper we explore the possibility of using the equations of a well known compact model for CMOS transistors as a parameterized compact model for a variety of FET based nano-technology devices. This can turn out to be a practical preliminary solution for system level architectural researchers, who could simulate behaviourally large scale systems, while more physically based models become available for each new device. We have used a four parameter version of the EKV model equations and verified that fitting errors are similar to those when using them for standard CMOS FET transistors. The model has been used for fitting measured data from three types of FET nano-technology devices obeying different physics, for different fabrication steps, and under different programming conditions.

[1]  Wei Wu,et al.  A hybrid nanomemristor/transistor logic circuit capable of self-programming , 2009, Proceedings of the National Academy of Sciences.

[2]  T. Zimmer,et al.  Computationally Efficient Physics-Based Compact CNTFET Model for Circuit Design , 2008, IEEE Transactions on Electron Devices.

[3]  Lei Zhang,et al.  An organic/Si nanowire hybrid field configurable transistor. , 2008, Nano letters.

[4]  Bernabé Linares-Barranco,et al.  A weak-to-strong inversion mismatch model for analog circuit design , 2009 .

[5]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[6]  Carlos Galup-Montoro,et al.  An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[7]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[8]  C. Gamrat,et al.  Gold nanoparticle-pentacene memory-transistors , 2008, 0802.2633.

[9]  Dominique Vuillaume,et al.  Optoelectronic Switch and Memory Devices Based on Polymer‐Functionalized Carbon Nanotube Transistors , 2006 .

[10]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[11]  Gehan A. J. Amaratunga,et al.  High performance ZnO nanowire field effect transistor using self-aligned nanogap gate electrodes , 2006 .

[12]  Weisheng Zhao,et al.  Two‐Terminal Carbon Nanotube Programmable Devices for Adaptive Architectures , 2010, Advanced materials.

[13]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[14]  W. Lu,et al.  High-density Crossbar Arrays Based on a Si Memristive System , 2008 .

[15]  Tuo-Hung Hou,et al.  Enhanced Electrostatics for Low-Voltage Operations in Nanocrystal Based Nanotube/Nanowire Memories , 2007, IEEE Transactions on Nanotechnology.