Systematic analyses for latching probability of single-event transients

Soft errors caused by particle strikes are expected to increase as technology scales down. This is partially because more single-event transients (SET) are latched by memory elements at the primary output of combinational circuits. To speed up the assessment of SET-induced soft errors, we propose a systematic analysis method to examine the probability of a SET eventually being latched. In previous work, the latching probability of SET is only modeled as a function of SET pulse width and clock period. As soft error rate also strongly depends on other timing parameters, our novel analytical model additionally includes logic gate delays and setup/hold time of memory elements. In this work, a set of closed-form expressions for the latching probability are provided for various logic gate delays and SET pulse widths. Simulation results show that the soft error rate predicted by our model matches to that obtained from random simulations. The proposed systematic analysis method achieves up to 97% average accuracy, without using extensive Monte-Carlo simulation.

[1]  Sanjukta Bhanja,et al.  An accurate probabilistic model for error detection , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[2]  Dan Alexandrescu,et al.  Simulating Single Event Transients in VDSM ICs for Ground Level Radiation , 2004, J. Electron. Test..

[3]  John Lach,et al.  Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability , 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems & Networks (DSN).

[4]  Selahattin Sayil,et al.  Single Event crosstalk shielding for CMOS logic , 2009, Microelectron. J..

[5]  B. Narasimham,et al.  Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies , 2007, IEEE Transactions on Nuclear Science.

[6]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.

[7]  Mario García-Valderas,et al.  SET Emulation Under a Quantized Delay Model , 2007, DFT.

[8]  B L Bhuva,et al.  Alpha-Particle and Focused-Ion-Beam-Induced Single-Event Transient Measurements in a Bulk 65-nm CMOS Technology , 2011, IEEE Transactions on Nuclear Science.

[9]  Fernanda Gusmão de Lima Kastensmidt,et al.  Generation and Propagation of Single Event Transients in CMOS Circuits , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[10]  M.A. Aguirre,et al.  A New Approach to Estimate the Effect of Single Event Transients in Complex Circuits , 2007, IEEE Transactions on Nuclear Science.

[11]  Vishwani D. Agrawal,et al.  Soft Error Rates with Inertial and Logical Masking , 2009, 2009 22nd International Conference on VLSI Design.

[12]  Narayanan Vijaykrishnan,et al.  Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits , 2009, IEEE Transactions on Dependable and Secure Computing.

[13]  Diana Marculescu,et al.  Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[15]  Liang Chen,et al.  An efficient probability framework for error propagation and correlation estimation , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).

[16]  Michelangelo Grosso,et al.  Exploiting Fault Model Correlations to Accelerate SEU Sensitivity Assessment , 2013, IEEE Transactions on Industrial Informatics.

[17]  L. Entrena,et al.  SET Emulation Considering Electrical Masking Effects , 2009, IEEE Transactions on Nuclear Science.

[18]  Mehdi Baradaran Tahoori,et al.  An accurate SER estimation method based on propagation probability [soft error rate] , 2005, Design, Automation and Test in Europe.