A 1V 14b self-timed zero-crossing-based incremental ΔΣ ADC

This paper introduces a clock-free self-timed incremental ΔΣ ADC. Unlike conventional ΔΣ ADCs, it does not require a dedicated clock signal, thus saving energy and reducing system complexity. As such, it has similar advantages as self-timed (or asynchronous) SAR ADCs [1]. It is particularly suited for use in energy-constrained sensor applications, in which conversions of a quasistatic input signal are triggered by infrequent and possibly irregular external events. As it autonomously powers down upon completion of a conversion, it can adapt to a wide range of conversion rates in an energy-efficient way.

[1]  Arthur H. M. van Roermund,et al.  Design of high-performance asynchronous sigma delta modulators with a binary quantizer with hysteresis , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[2]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[3]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Un-Ku Moon,et al.  A 630μW zero-crossing-based ΔΣ ADC using switched-resistor current sources in 45nm CMOS , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[5]  Un-Ku Moon,et al.  Asynchronous CLS for Zero Crossing based Circuits , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[6]  Y. Tsividis,et al.  A Low Power Tunable Delay Element Suitable for Asynchronous Delays of Burst Information , 2008, IEEE Journal of Solid-State Circuits.