论文信息 - /spl beta/-driven threshold elements

/spl beta/-driven threshold elements

Circuits on threshold elements have aroused considerable interest in recent years. One of the possible approaches of their implementation is using output wired CMOS inverters. The model of such an element is a CMOS pair with variable /spl beta/ of fully open p- and n-transistors. This model is specified by the ratio form of threshold function. It has been proved that any threshold function can be rewritten in ratio form. This gives us an evident way of /spl beta/-driven implementation of threshold functions. It has the following differences from implementation on output wired CMOS invertors: -/spl beta/DTE requires one transistor per weight unit rather than two; -the implementability of /spl beta/DTE depends only on threshold value, not on the input weights sum. The analysis of /spl beta/DTE implementability, examples of circuits and results of their SPICE simulation are given.

Victor Varshavsky

[1] Chein-Wei Jen,et al. CMOS threshold gate and networks for order statistic filtering , 1994 .

[2] Carver Mead,et al. Analog VLSI and neural systems , 1989 .

[3] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[4] Ronald S. Gyurcsik,et al. Toward a general-purpose analog VLSI neural network with on-chip learning , 1997, IEEE Trans. Neural Networks.

[5] Yvon Savaria,et al. Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays , 1996 .

[6] W S McCulloch,et al. A logical calculus of the ideas immanent in nervous activity , 1990, The Philosophy of Artificial Intelligence.

[7] Tadashi Shibata,et al. Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation , 1993 .

[8] Tadahiro Ohmi,et al. Neuron MOS binary-logic integrated circuits. II. Simplifying techniques of circuit configuration and their practical applications , 1993 .

[9] T. Ohmi. ULSI reliability through ultraclean processing , 1993, Proc. IEEE.