An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers

This paper presents a reconfigurable union wrapper that can wrap multiple cores into a single wrapper design. Moreover, we present a test scheduling algorithm to minimize a test application time using the proposed reconfigurable union wrapper. The proposed heuristic algorithm can achieve short test application time with low computational cost compared to the conventional approaches where every core has its own wrapper. Experimental results for the ITC'02 SOC benchmarks show the effectiveness of our approach

[1]  Christos A. Papachristou,et al.  Structural Fault Testing of Embedded Cores Using Pipelining , 1999, J. Electron. Test..

[2]  Yervant Zorian,et al.  On IEEE P1500's Standard for Embedded Core Test , 2002, J. Electron. Test..

[3]  Sandeep K. Gupta,et al.  Designing reconfigurable multiple scan chains for systems-on-chip , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[4]  Hideo Fujiwara,et al.  Efficient test solutions for core-based designs , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Hideo Fujiwara,et al.  Area and time co-optimization for system-on-a-chip based on consecutive testability , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Sandeep Koranne,et al.  A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm , 2002, J. Electron. Test..

[7]  Yoshiyuki Nakamura,et al.  Integrated and automated design-for-testability implementation for cell-based ICs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[8]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[9]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[10]  Malgorzata Chrzanowska-Jeske,et al.  Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints , 2003, ICCAD 2003.

[11]  Zebo Peng,et al.  A reconfigurable power-conscious core wrapper and its application to soc test scheduling , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[12]  Erik Jan Marinissen,et al.  Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..

[13]  Erik Jan Marinissen,et al.  A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[14]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[15]  Erik Jan Marinissen,et al.  The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs , 2002, J. Electron. Test..

[16]  Sungho Kang,et al.  RAIN (RAndom INsertion) scheduling algorithm for SoC test , 2004, 13th Asian Test Symposium.

[17]  Erik Jan Marinissen,et al.  Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.

[18]  Srivaths Ravi,et al.  Testing of core-based systems-on-a-chip , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Irith Pomeranz,et al.  SOC test scheduling using simulated annealing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[20]  Nilanjan Mukherjee,et al.  Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm , 2002, Proceedings. International Test Conference.

[21]  Nilanjan Mukherjee,et al.  Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.