Ultralow power, noise immune stacked‐double stage clocked‐inverter domino technique for ultradeep submicron technology

[1]  Eby G. Friedman,et al.  Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .

[2]  Mohammad Asyaei,et al.  A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology , 2015, Integr..

[3]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[4]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[5]  Pinaki Mazumder,et al.  On circuit techniques to improve noise immunity of CMOS dynamic logic , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  P. Mazumder,et al.  Noise-tolerant quantum MOS circuits using resonant tunneling devices , 2004, IEEE Transactions on Nanotechnology.

[7]  Bharadwaj S. Amrutur,et al.  Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Lei Wang,et al.  An energy-efficient leakage-tolerant dynamic circuit technique , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[9]  Preetisudha Meher,et al.  High-performance noise tolerant comparator design for arithmetic circuits , 2016, 2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS).

[10]  Naresh R. Shanbhag,et al.  Reliable low-power design in the presence of deep submicron noise (embedded tutorial session) , 2000, ISLPED '00.

[11]  Kaushik Roy,et al.  Dynamic noise analysis with capacitive and inductive coupling [high-speed circuits] , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[12]  Kaushik Roy,et al.  A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Vojin G. Oklobdzija,et al.  Design-performance trade-offs in CMOS-domino logic , 1986 .

[14]  F. Mendoza-Hernandez,et al.  Noise-tolerance improvement in dynamic CMOS logic circuits , 2006 .

[15]  Ali Peiravi,et al.  Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Elena I. Vatajelu,et al.  Domino logic designs for high-performance and leakage-tolerant applications , 2013, Integr..

[17]  Mahshid Nasserian,et al.  A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates , 2016, Integr..

[18]  Naresh R. Shanbhag,et al.  An energy-efficient noise-tolerant dynamic circuit technique , 2000 .

[19]  Joel Grodstein,et al.  Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Preetisudha Meher,et al.  Energy efficient, noise immune 4×4 Vedic multiplier using semi-domino logic style , 2017, TENCON 2017 - 2017 IEEE Region 10 Conference.

[21]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.