论文信息 - A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology

A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology

This paper describes back-gate biasing scheme using independent-gate controlled asymmetrical (n+/p+ polysilicon gates) FinFETs devices and its applications to 6-T and 8-T SRAM. Row-based above-VDD/below-GND bias is applied to the back-gates of the access and pull-down cell nFETs to enhance the read/write performance, reduce standby leakage, and mitigate process (VT) variability. The application of the technique to stacked read transistors in 8-T SRAM is also discussed.

Rajiv V. Joshi | Ching-Te Chuang | Edward J. Nowak | Keunwoo Kim | Richard Q. Williams

[1] H. Yamauchi,et al. A highly threshold Voltage-controllable 4T FinFET with an 8.5-nm-thick Si-fin channel , 2004, IEEE Electron Device Letters.

[2] E.J. Nowak,et al. Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.