Non-iterative switching window computation for delay-noise

In this paper, we present an efficient method for computing switching windows in the presence of delay noise. In static timing analysis, delay noise has traditionally been modeled using a simple switch-factor based noise model and the computation of switching windows is performed using an iterative algorithm, resulting in an overall run time of O(n/sup 2/), where n is the number of gates in the circuit. It has also been shown that the iterations converge to different solutions, depending on the initial assumptions, making it unclear which solution is correct. In this paper, we show that the iterative nature of the problem is due to the switching-factor based noise model and the order in which events are evaluated. We utilize a delay noise model based on superposition and propose a new algorithm with a run time that is linear with the circuit size. Since the algorithm is non-iterative and does not operate with initial assumptions, it also eliminates the multiple solution problems. We tested the algorithm on a number of designs and show that it achieves significant speedup over the iterative approach.

[1]  David Blaauw,et al.  Efficient switching window computation for cross-talk noise , 2002, TAU '02.

[3]  Hai Zhou,et al.  Timing analysis with crosstalk as fixpoints on complete lattice , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[4]  Lawrence T. Pileggi,et al.  Determination of worst-case aggressor alignment for delay calculation , 1998, ICCAD.

[5]  David Blaauw,et al.  Driver modeling and alignment for worst-case delay noise , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Kurt Keutzer,et al.  Switching window computation for static timing analysis in presence of crosstalk noise , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[7]  Lawrence T. Pileggi,et al.  TACO: timing analysis with COupling , 2000, Proceedings 37th Design Automation Conference.

[8]  Kurt Keutzer,et al.  Miller factor for gate-level coupling delay calculation , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[9]  Lawrence T. Pileggi,et al.  Calculating worst-case gate delays due to dominant capacitance coupling , 1997, DAC.

[10]  Malgorzata Marek-Sadowska,et al.  Aggressor alignment for worst-case crosstalk noise , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Andrew B. Kahng,et al.  On switch factor based analysis of coupled RC interconnects , 2000, Proceedings 37th Design Automation Conference.

[12]  Sachin S. Sapatnekar,et al.  Capturing the effect of crosstalk on delay , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.