Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process

Abstract ESD protection for radio frequency (RF) applications must deal with good ESD performance, minimum capacitance, zero series resistance and good capacitance linearity. In order to fulfill these requirements, different ESD protection strategies for RF applications have been investigated in a 0.18 μm CMOS process. This paper compares different ESD protection devices and shows that a suitable ESD performance target for RF applications (200 fF max, 2 kV HBM) can be reached with a diode network scheme. The optimization of the diodes is then a key point which is detailed. A trade-off has to be found between the ESD performance, the voltage drop during ESD and the parasitic capacitance. Poly as well as shallow trench isolation (STI) bounded diodes have been studied and it appears clearly that a solution based on poly bounded diodes is the best choice.

[1]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[2]  C. Duvvury,et al.  Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[3]  T. Polgreen,et al.  A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[4]  Charvaka Duvvury,et al.  Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes , 1995, Proceedings of International Electron Devices Meeting.

[5]  G. D. Croft,et al.  Transient supply clamp with a variable RC time constant , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Guido Notermans,et al.  Using an SCR as ESD protection without latch-up danger , 1997 .

[7]  R. Bellens,et al.  Study Of The ESD Behavior Of Different Clamp Configurations In A 0.35/spl mu/m Cmos Technology , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[8]  Charvaka Duvvury,et al.  State-of-the-art issues for technology and circuit design of ESD protection in CMOS ICs , 1996 .

[9]  Timothy J. Maloney,et al.  Novel clamp circuits for IC power supply protection , 1995 .

[10]  A. Amerasekera,et al.  Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits , 1995, Proceedings of International Electron Devices Meeting.

[11]  Steven H. Voldman,et al.  Shallow trench isolation double-diobe electrostatic discharge circuit and interaction with DRAM output circuitry , 1993 .

[12]  R. Gauthier,et al.  Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networks , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).