Design of Low-Power, 1GS/s Throughput FFT Processor for MIMO-OFDM UWB Communication System

A new 8PBF structure for 64/128 flexible point FFT processor is proposed. The processor, which is based on 8*8*2 mixed radix algorithm, can deal with multiple inputs more efficiently for MIMO applications. The 8PFB structure efficiently brings the throughput of the processor up to 1GS/s and the chances of register reverse down, reducing the power dissipation remarkably. Meanwhile the modified shift-add algorithm can remove complex multipliers in the FFT processor.

[1]  Koushik Maharatna,et al.  On the implementation of 128-pt FFT/IFFT for high-performance WPAN , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[2]  Chen-Yi Lee,et al.  A 1-GS/s FFT/IFFT processor for UWB applications , 2005, IEEE J. Solid State Circuits.

[3]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[4]  Vahid Tarokh,et al.  Space-time coded OFDM for high data-rate wireless communication over wideband channels , 1998, VTC '98. 48th IEEE Vehicular Technology Conference. Pathway to Global Wireless Revolution (Cat. No.98CH36151).

[5]  U. Jagdhold,et al.  A 64-point Fourier transform chip for high-speed wireless LAN application using OFDM , 2004, IEEE Journal of Solid-State Circuits.

[6]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).