A Novel Approach for Hardware Software Partitioning in Embedded Systems

One of the most important elements in the Codesign of modern Embedded Systems (ES) is the process of Hardware Software Partitioning (HSP), which has the objective of mapping the best partition to hardware (HW) part and the best partition to software (SW) part. Most of previous works deal with the HSP problem with the objective of optimizing two metrics, particularly, the execution time and the hardware cost. Another important metric to take in consideration while solving the HSP problem, is the power consumption. In this paper, we propose a heuristic approach to deal with the HSP problem with three metrics. The proposed approach aims to optimize the system in term of one metric while respecting constraints on the two other metrics. The algorithm consists of using the LR method with the combination of the 0–1 Knapsack algorithm (KP) and the Genetic Algorithm (GA). To validate the efficiency of the proposed approach, a comparisons with the Simulated Annealing (SA) and the Genetic GA algorithms has been preformed.

[1]  M. Montaz Ali,et al.  A Tabu Search-Based Memetic Algorithm for Hardware/Software Partitioning , 2014 .

[2]  Anne Elisabeth Haxthausen,et al.  LYCOS: the Lyngby Co-Synthesis System , 1997, Des. Autom. Embed. Syst..

[3]  Nikil Dutt,et al.  Very fast Simulated Annealing for HW-SW partitioning , 2004 .

[4]  Cong Wang,et al.  Hardware/Software Partitioning Algorithm Based on Genetic Algorithm , 2014, J. Comput..

[5]  Hanyu Gu,et al.  Lagrangian relaxation versus genetic algorithm based metaheuristic for a large partitioning problem , 2017, Theor. Comput. Sci..

[6]  Srikanthan Thambipillai,et al.  A branch-and-bound algorithm for hardware/software partitioning , 2004, Proceedings of the Fourth IEEE International Symposium on Signal Processing and Information Technology, 2004..

[7]  Tulika Mitra,et al.  Defining neighborhood relations for fast spatial-temporal partitioning of applications on reconfigurable architectures , 2008, 2008 International Conference on Field-Programmable Technology.

[8]  Adil Iguider,et al.  Embedded Systems HW/SW Partitioning Based on Lagrangian Relaxation Method , 2017 .

[9]  Javier Resano,et al.  A Hardware/Software Partitioning and Scheduling Approach for Embedded Systems with Low-Power and High Performance Requirements , 2003, PATMOS.

[10]  M. C. Bhuvaneswari,et al.  Hardware/Software Partitioning for Embedded Systems , 2015 .

[11]  Marshall L. Fisher,et al.  The Lagrangian Relaxation Method for Solving Integer Programming Problems , 2004, Manag. Sci..

[12]  Jan Madsen,et al.  PACE: a dynamic programming algorithm for hardware/software partitioning , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.

[13]  Wu Jigang,et al.  Algorithmic aspects for power-efficient hardware/software partitioning , 2008, Math. Comput. Simul..

[14]  Li Wang,et al.  Power Efficiency for Hardware/Software Partitioning with Time and Area Constraints on MPSoC , 2013, International Journal of Parallel Programming.

[15]  Shubhajit Roy Chowdhury,et al.  GMA: a high speed metaheuristic algorithmic approach to hardware software partitioning for Low-cost SoCs , 2015, 2015 International Symposium on Rapid System Prototyping (RSP).

[16]  Peter Marwedel,et al.  Hardware/software partitioning using integer programming , 1996, Proceedings ED&TC European Design and Test Conference.