ELIAD: Efficient lithography aware detailed router with compact post-OPC printability prediction
暂无分享,去创建一个
Kun Yuan | David Z. Pan | Yongchan Ban | Minsik Cho | Minsik Cho | D. Pan | Kun Yuan | Y. Ban
[1] Ting-Mao Chang,et al. YOR: A yield optimizing routing algorithm by minimizing critical areas and vias , 1991 .
[2] Hai Zhou,et al. Crosstalk-constrained maze routing based on Lagrangian relaxation , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[3] Martin D. F. Wong,et al. Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability , 2000, DAC.
[4] Tamba Gbondo-Tugbawa,et al. Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing processes , 2002 .
[5] Lars Liebmann,et al. Layout impact of resolution enhancement techniques: impediment or opportunity? , 2003, ISPD '03.
[6] Li-Da Huang,et al. Optical proximity correction (OPC)-friendly maze routing , 2004, Proceedings. 41st Design Automation Conference, 2004..
[7] Christopher A. Spence. Full-chip lithography simulation and design analysis: how OPC is changing IC design , 2005, SPIE Advanced Lithography.
[8] Chul-Hong Park,et al. Detailed placement for improved depth of focus and CD control , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[9] Ting-Chi Wang,et al. Maze routing with OPC consideration , 2005, ASP-DAC.
[10] Jinjun Xiong,et al. Design of integrated-circuit interconnects with accurate modeling of chemical-mechanical planarization , 2005, SPIE Advanced Lithography.
[11] David Z. Pan,et al. RADAR: RET-aware detailed routing using fast lithography simulations , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[12] Gang Xu,et al. Redundant-via enhanced maze routing for yield improvement , 2005, ASP-DAC.
[13] Dirk Müller,et al. Optimizing yield in global routing , 2006, ICCAD '06.
[14] Yao-Wen Chang,et al. Novel full-chip gridless routing considering double-via insertion , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[15] Kuang-Yao Lee,et al. Post-routing redundant via insertion for yield/reliability improvement , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[16] Andrew B. Kahng,et al. Fast dual graph-based hotspot detection , 2006, SPIE Photomask Technology.
[17] H. Yao,et al. Efficient Process-Hotspot Detection Using Range Pattern Matching , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[18] Minsik Cho,et al. Wire Density Driven Global Routing for CMP Variation and Timing , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[19] Jingyu Xu,et al. Accurate detection for process-hotspots with vias and incomplete specification , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[20] David Z. Pan,et al. TROY: Track Router with Yield-driven Wire Planning , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[21] Vivek Raghavan,et al. Model-assisted routing for improved lithography robustness , 2007, SPIE Advanced Lithography.
[22] Shiyan Hu,et al. Pattern sensitive placement for manufacturability , 2007, ISPD '07.
[23] Zhong Chen,et al. Neural Network Based Algorithm for Multi-Constrained Shortest Path Problem , 2007, ISNN.
[24] Yao-Wen Chang,et al. Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.