Minimization of Average Power Consumption in 3 Stage CMOS Ring Oscillator based on MSFLA, Fuzzy- MSFLA, GA, and Fuzzy-GA

article is based on the application of heuristic algorithms to minimize the average power consumption in a VLSI circuit. The idea is to find the optimum layout and temperature for a 3 stage ring oscillator with minimal dynamic average power. The objective function is the same as average power (Pavg) of 3 stage ring oscillator with 6 CMOS inverters that depends on the temperature and the two different group of channel widths for NMOSs and PMOSs. (W1=W3=W5 and W2=W4=W6). These parameters make a three dimensional search space which is explored by search agents of algorithms. Motivated by the convergence of Modified Shuffled Frog Leaping Algorithm (MSFLA), Genetic Algorithm (GA) and the link of MATLAB with HSPICE Software the minimized average power of 3 stage ring oscillator is obtained. Based on MSFLA, Fuzzy-MSFLA, GA, and Fuzzy-GA algorithms the best resulting for Pavg in 0.18µm Technology and the supply voltage of 5v is 1.19 µW based on Fuzzy-MSFLA.

[1]  Nicole Bauer.  Design Of Analog Cmos Integrated Circuits Hardcover , 2016 .

[2]  Seyed Hamid Zahiri,et al.  Optimum Layout of Multiplexer with Minimal Average Power based on IWO, Fuzzy-IWO, GA, and Fuzzy GA , 2014 .

[3]  Abbas Ramazani,et al.  CMOS ring oscillator with combined delay stages , 2014 .

[4]  Virendra Verma,et al.  Low Power Consumption Differential Ring Oscillator , 2013 .

[5]  J. Ranjith.  Novel Evolutionary Algorithm for ICA Processor for FPGA Implementation , 2013 .

[6]  Morteza Alinia Ahandani,et al.  Three modified versions of differential evolution algorithm for continuous optimization , 2010, Soft Comput..

[7]  N. S. Sariciftci,et al.  Temperature dependence of the charge carrier mobility in disordered organic semiconductors at large carrier concentrations , 2010 .

[8]  Seyyed Farid Ghaderi,et al.  A hybrid metaheuristic optimization algorithm based on SFLA , 2010 .

[9]  Zoran Stamenkovic,et al.  A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability , 2010 .

[10]  Yanfeng Wang,et al.  An improved shuffled frog leaping algorithm with cognitive behavior , 2008, 2008 7th World Congress on Intelligent Control and Automation.

[11]  Thai-Hoang Huynh,et al.  A modified shuffled frog leaping algorithm for optimal tuning of multivariable PID controllers , 2008, 2008 IEEE International Conference on Industrial Technology.

[12]  Muzaffar Eusuff,et al.  Shuffled frog-leaping algorithm: a memetic meta-heuristic for discrete optimization , 2006 .

[13]  Hu Jing Yao.  A comparative study of low phase noise voltage-controlled oscillators (VCOs) in CMOS technology , 2006 .

[14]  Kevin E Lansey,et al.  Optimization of Water Distribution Network Design Using the Shuffled Frog Leaping Algorithm , 2003 .

[15]  Manoj Sachdev,et al.  A method to derive an equation for the oscillation frequency of a ring oscillator , 2003 .

[16]  B. Razavi.  A 1.8GHz SelfCalibrated PhaseLocked Loop with Precise I/Q Matching , 2003 .

[17]  Lizhong Sun,et al.  A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator , 2001, IEEE J. Solid State Circuits.

[18]  Beomsup Kim,et al.  A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[19]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[20]  S. Sorooshian,et al.  Shuffled complex evolution approach for effective and efficient global minimization , 1993 .

[21]  S. Sorooshian,et al.  Effective and efficient global optimization for conceptual rainfall‐runoff models , 1992 .