Testability analysis of CMOS ternary circuits

The testability of ternary CMOS gates was examined in order to find suitable test vectors to detect stuck-at, stuck-open, and stuck-short faults. A two-level fault model approach was used: a transistor-by-transistor model for low component count operators and a gate-level model for large component count operators. Results are given in a tabular format for each gate. Since these ternary CMOS circuits operate on the set (0,1,2) compared to similar CMOS binary circuits which operate on the set

[1]  C. Y. Lee,et al.  Several-valued combinational switching circuits , 1956, Transactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics.

[2]  Hussein T. Mouftah,et al.  Test pattern generation for CMOS ternary logic , 1988 .

[3]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[4]  Fabrizio Lombardi,et al.  Design for Testability Techniques for CMOS , 1991 .

[5]  Dhiraj K. Pradhan,et al.  Fault-tolerant computing : theory and techniques , 1986 .