Off-Line DVFS Integration in MDE-Based Design Space Exploration Framework for MP2SoC Systems

As the speed metric of Massively Parallel Multi-Processors System-on-Chip (MP2SoC) systems has increased over time, another metric has become more important: power consumption. Finding a tradeoff between power consumption and performance early in the design flow of MP2SoC systems in order to satisfy time-to-market is the design challenge of Electronic Design Automation (EDA) tools. This paper presents a Design Space Exploration (DSE) framework, named Energy-Aware Rapid Design of MP2SoC (EWARDS), aiming at exploring the performance and power capabilities of modern homogenous MP2SoC systems at design time using Model-Driven Engineering (MDE) techniques. The proposed framework extends the Modeling and Analysis of Real-Time and Embedded systems (MARTE)profile with power aspects of MP2SoC systems providing a high-level design entry. In addition, EWARDS integrates an energy-aware scheduler that strives to balance performance and energy savings by combining clustering scheduling algorithm with off-line Dynamic Voltage and Frequency Scaling (DVFS) power management techniques.

[1]  K. Steinhubl.  Design of Ion-Implanted MOSFET'S with Very Small Physical Dimensions , 1974 .

[2]  Cécile Belleudy,et al.  Accurate energy characterization of OS services in embedded systems , 2012, EURASIP J. Embed. Syst..

[3]  Sudhakar Yalamanchili.  High performance computing for engineering applications , 1995 .

[4]  Mohamed Abid,et al.  Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems , 2015, SNPD.

[5]  Jean-François Nezan,et al.  An Open Framework for Rapid Prototyping of Signal Processing Applications , 2009, EURASIP J. Embed. Syst..

[6]  Mohamed Abid,et al.  FPGA-based many-core System-on-Chip design , 2015, Microprocess. Microsystems.

[7]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[8]  Xiao Qin,et al.  EAD and PEBD: Two Energy-Aware Duplication Scheduling Algorithms for Parallel Tasks on Homogeneous Clusters , 2011, IEEE Transactions on Computers.

[9]  Jean-Luc Dekeyser,et al.  A Model-Driven Approach for Hybrid Power Estimation in Embedded Systems Design , 2011, EURASIP J. Embed. Syst..

[10]  Maxime Pelcat,et al.  MARTE to ΠSDF transformation for data-intensive applications analysis , 2014, Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing.

[11]  Rabie Ben Atitallah,et al.  Early power-aware Design Space Exploration for embedded systems: MPEG-2 case study , 2014, 2014 International Symposium on System-on-Chip (SoC).

[12]  Mohamed Abid,et al.  On Exploiting Energy-Aware Scheduling Algorithms for MDE-Based Design Space Exploration of MP2SoC , 2016, 2016 24th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP).

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  Platform-Based Design and Software Design Methodology for Embedded Systems , 2001, IEEE Des. Test Comput..

[14]  Tao Yang,et al.  DSC: Scheduling Parallel Tasks on an Unbounded Number of Processors , 1994, IEEE Trans. Parallel Distributed Syst..

[15]  Sander Stuijk,et al.  SDF^3: SDF For Free , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[16]  Ileana Ober,et al.  MODEL-DRIVEN ENGINEERING FOR HIGH-PERFORMANCE COMPUTING APPLICATIONS , 2018 .

[17]  Chantal Ykman-Couvreur,et al.  The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration , 2013, Microprocess. Microsystems.

[18]  David Lugato.  Model-driven engineering for high-performance computing applications , 2008 .