CG-in-PG architecture implementation for power reduction in FSMs

By gating the power supply of the inactive part of the finite state machine (FSM) circuit, total power is reduced but the active part continues to dissipate power. So, there is a possibility of applying clock gating (CG) to the active part of the power-gated FSM. A transition may happen in which the states do not change but output changes. This issue has not been addressed by the conventional CG, so, for reducing the switching of register during CG and to overcome the issue, conventional CG has been modified by splitting the input latch of the FSM circuit. The architecture termed as CG-in-PG is designed in such a way that when one sub-FSM is inactive it adopts power gating (PG) for power reduction and other sub-FSM seeks for possible CG during its active period. So, both the sub-FSM is capable of reducing power either by PG or by CG depending on whether it is in inactive mode or active mode. To the best of our knowledge, this is the first ever approach of applying CG after power-aware genetic algorithm (GA)-based bi-partitioning and encoding of FSM for power-gated design. The synthesis of the proposed design has been implemented in Cadence digital synthesis tool. The results show 36.94% average saving after applying CG-in-PG with respect to only PG.

[1]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[2]  Xuejun Yang,et al.  Power Consumption Analysis of Embedded Multimedia Application , 2005, ICESS.

[3]  Youngsoo Shin,et al.  Synthesis of Active-Mode Power-Gating Circuits , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Sambhu Nath Pradhan,et al.  An Approach for Low Power Design of Power Gated Finite State Machines Considering Partitioning and State Encoding Together , 2012, J. Low Power Electron..

[5]  Enrico Macii,et al.  Enabling concurrent clock and power gating in an industrial design flow , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  A. Nunez,et al.  Analysis of subthreshold leakage reduction in CMOS digital circuits , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[7]  Li Li,et al.  Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  José C. Monteiro,et al.  Finite state machine decomposition for low power , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9]  TingTing Hwang,et al.  Low power realization of finite state machines—a decomposition approach , 1996, TODE.

[10]  Li Li,et al.  Effective algorithm for integrating clock gating and power gating to reduce dynamic and active leakage power simultaneously , 2011, 2011 12th International Symposium on Quality Electronic Design.

[11]  M. Kameyama,et al.  A low-power field-programmable VLSI based on a fine-grained power-gating scheme , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[12]  Masanori Hariyama,et al.  A low-power FPGA based on autonomous fine-grain power-gating , 2009, ASP-DAC 2009.

[13]  Santanu Chattopadhyay,et al.  Low power finite state machine synthesis using power-gating , 2011, Integr..

[14]  Masanori Hariyama,et al.  A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.