Temporal logic replication for dynamically reconfigurable FPGA partitioning

In this paper, we propose the idea of temporal logic replication in dynamically reconfigurable field-programmable gate array partitioning to reduce the communication cost. We show that this is a very effective means to reduce the communication cost by taking advantage of the slack logic capacity available. Given a K-stage temporal partition, the min-area min-cut replication problem is defined and we present an optimal algorithm to solve it. We also present a flow-based replication heuristic which is applicable when there is a tight area bound that limits the amount of possible replication. In addition, we show a correct network flow model for partitioning sequential circuits temporally and propose a new hierarchical flow-based performance-driven partitioner for computing initial partitions without replication.

[1]  André DeHon,et al.  Delta: prototype for a first-generation dynamically programmable gate array , 1995 .

[2]  A. Richard Newton,et al.  A cell-replicating approach to minicut-based circuit partitioning , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[3]  D. F. Wong,et al.  Efficient network flow based min-cut balanced partitioning , 1994, ICCAD 1994.

[4]  Malgorzata Marek-Sadowska,et al.  Buffer minimization and time-multiplexed I/O on dynamically reconfigurable FPGAs , 1997, FPGA '97.

[5]  André DeHon,et al.  DPGA-coupled microprocessors: commodity ICs for the early 21st Century , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[6]  Malgorzata Marek-Sadowska,et al.  Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs , 1999, IEEE Trans. Computers.

[7]  Ravindra K. Ahuja,et al.  Network Flows: Theory, Algorithms, and Applications , 1993 .

[8]  Kazutoshi Wakabayashi,et al.  Spatial-temporal mapping of real applications on a Dynamically Reconfigurable Logic Engine (DRLE) LSI , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[9]  Motomura,et al.  An Embedded DRAM-FPGA Chip With Instantaneous Logic Reconfiguration , 1997 .

[10]  Baldomir Zajc,et al.  A unified cost model for min-cut partitioning with replication applied to optimization of large heterogeneous FPGA partitions , 1994, EURO-DAC '94.

[11]  D. F. Wong,et al.  New algorithms for min-cut replication in partitioned circuits , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[12]  Huiqun Liu,et al.  Network flow based circuit partitioning for time-multiplexed FPGAs , 1998, ICCAD 1998.

[13]  Takao Nishitani,et al.  An approach to a multimedia system on a chip , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[14]  K. Wakabayashi,et al.  A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[15]  Steven Trimberger,et al.  Scheduling designs into a time-multiplexed FPGA , 1998, FPGA '98.

[16]  Abbas El Gamal,et al.  Min-cut replication in partitioned networks , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[18]  Malgorzata Marek-Sadowska,et al.  Partitioning sequential circuits on dynamically reconfiguable FPGAs , 1998, FPGA '98.

[19]  Yao-Wen Chang,et al.  Generic ILP-based approaches for time-multiplexed FPGA partitioning , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  David B. Shmoys,et al.  Cut problems and their application to divide-and-conquer , 1996 .

[21]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[22]  D. Jones,et al.  A time-multiplexed FPGA architecture for logic emulation , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[23]  Yao-Wen Chang,et al.  A clustering- and probability-based approach for time-multiplexed FPGA partitioning , 1999, Integr..

[24]  M. Motomura,et al.  Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).