Effect of dopant redistribution, segregation, and carrier trapping in As-implanted MOS gates
暂无分享,去创建一个
J. C. Lee | Sanjay K. Banerjee | S. W. Sun | K. Park | S. Yoganathan | Shubneesh Batra | J. Lin | G. Lux
[1] C. Lu,et al. Anomalous C-V characteristics of implanted poly MOS structure in n/sup +//p/sup +/ dual-gate CMOS technology , 1989, IEEE Electron Device Letters.
[2] J. Seto. The electrical properties of polycrystalline silicon films , 1975 .
[3] K. Saraswat,et al. A model for conduction in polycrystalline silicon—Part I: Theory , 1981, IEEE Transactions on Electron Devices.
[4] Giora Yaron,et al. Capacitance voltage characterization of poly SiSiO2Si structures , 1980 .
[5] C. Osburn,et al. The effects of titanium silicide formation on dopant redistribution , 1988 .
[6] S. Murarka,et al. Dopant redistribution in silicide-silicon and silicide-polycrystalline silicon bilayered structures , 1987 .
[7] L. Hung,et al. TiSi2/polycrystalline silicon: Arsenic distribution and Si grain growth , 1987 .
[8] Krishna C. Saraswat,et al. Dopant segregation in polycrystalline silicon , 1980 .